Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M24C01-RMN6P

Name: M24C01-RMN6P
Brand: STMicroelectronics
SKU: M24C01-RMN6P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M24C01-RMN6P

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M24C01-RMN6P.pdf

Description:: IC EEPROM 1KBIT I2C 400KHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,535

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M24C01-RMN6P from STMicroelectronics is a 1-Kbit (128-byte) I²C-compatible serial EEPROM organized as 128 × 8 bits, operating as a slave device on standard and fast-mode I²C buses up to 400 kHz. It supports 1.8 V to 5.5 V supply voltage, features hardware write protection via WC pin, delivers ≤5 ms byte/page write time, and guarantees >4 million write cycles with >200-year data retention at 55 °C - deployed in industrial sensor calibration storage and embedded system configuration memory.

For engineers reviewing the M24C01-RMN6P datasheet, M24C01-RMN6P pinout, M24C01-RMN6P application, or M24C01-RMN6P equivalent, key selection criteria include I²C address flexibility (E0–E2 pins), DFN5 package compatibility, 1.8 V low-voltage operation, and hardware-based full-array write protection - all critical for space-constrained, battery-backed, or safety-critical firmware parameter storage.

Technical Context

The M24C01-RMN6P implements a synchronous I²C slave interface with start/stop detection, ACK/NACK handshaking, and internal address counter auto-increment. Its block diagram integrates HV generator + sequencer for EEPROM programming, page latches for 16-byte page writes, and dedicated control logic for WC-driven write inhibition.

It supports three read modes - random, current-address, and sequential - with SDA as open-drain I/O requiring external pull-up. In the UFDFPN5 (MH) package, E0–E2 pins are unconnected, fixing device address bits b3–b1 to 000, limiting bus topology to avoid address conflict with other 1010xxxx devices.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	1-Kbit (128 × 8-bit) nonvolatile EEPROM array - stores boot configuration, calibration coefficients, or device ID in resource-limited microcontrollers.
I²C clock frequency	Up to 400 kHz (Fast mode) - enables high-throughput parameter updates without CPU polling overhead in real-time systems.
Supply voltage range	1.8 V to 5.5 V - supports direct interfacing with 1.8 V logic domains (e.g., ultra-low-power MCUs) and legacy 3.3 V/5 V systems without level shifters.
Write cycle endurance	4,000,000 cycles at 25 °C - ensures reliable logging of infrequent but critical events (e.g., power-fail counters, firmware update flags) over 10+ years of field operation.
Data retention	200 years at 55 °C - maintains factory calibration data across product lifetime without refresh, validated per JEDEC JESD22-A117.
Page size	16 bytes - allows efficient bulk writes (e.g., sensor offset/gain tables) while minimizing bus occupancy and internal write latency.
Operating temperature	−40 °C to +85 °C - qualified for industrial automation, automotive body electronics, and outdoor IoT edge nodes.

Pinout & Package

Package: UFDFPN5 (MH), 1.7 mm × 1.4 mm, 5-pin DFN, RoHS-compliant and halogen-free (ECOPACK2). Pin 1 marked by top-side dot; no exposed thermal pad.

Pin/Terminal	Circuit Role	Design Meaning
1: SDA	Serial Data I/O	Open-drain bidirectional bus line - requires external pull-up resistor (typically 2.2–10 kΩ); shares bus with other I²C slaves.
2: SCL	Serial Clock Input	Master-generated clock signal - synchronizes all data transfers; rise/fall time ≤50 ns under 100 pF load.
3: WC	Write Control Input	Active-high hardware lock - disables all write operations (byte/page) when driven high; floating or low enables writes.
4: VCC	Supply Voltage	1.8–5.5 V DC input - must be stable before I²C communication; decoupling capacitor (10–100 nF) required near pin.
5: VSS	Ground Reference	0 V return path for all signals and VCC - must be low-impedance and routed adjacent to VCC for noise immunity.

Key Features

Feature	Design Value
Hardware write protection	WC pin disables entire memory array writes - eliminates software bugs or transient glitches from corrupting critical calibration or security keys.
16-byte page write capability	Reduces I²C transaction count by up to 16× vs. byte writes - cuts firmware execution time and bus contention in multi-parameter updates.
Three I²C read modes	Random, current-address, and sequential reads enable flexible access patterns - e.g., single register fetch (random), streaming logs (sequential), or state-machine stepping (current-address).
Enhanced ESD/latch-up immunity	±3000 V HBM ESD rating and robust latch-up immunity - sustains operation in noisy industrial environments without external protection circuitry.
Power-on reset (POR) circuit	Prevents spurious writes during power ramp-up - ensures device enters standby mode until VCC exceeds internal threshold (~1.5 V), independent of MCU timing.

Applications

Industrial Sensor Calibration Storage

Embedded System Configuration Memory

Use Scenario: Storing factory-trimmed temperature/humidity sensor offsets and gain coefficients in HVAC controllers.

IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed once at power-up; I²C interface synchronized to MCU's low-speed peripheral clock.

Use Value: Eliminates need for external trimming resistors or OTP fuses; enables field recalibration via firmware update without hardware change.

Use Scenario: Holding user-configurable settings (e.g., display brightness, network timeout, alarm thresholds) in medical handheld devices.

IC Role / Device Role / Timing Role: I²C slave storing persistent UI/operational parameters; accessed asynchronously during menu navigation or power-cycle restore.

Use Value: Survives battery removal and deep-sleep modes; supports >100,000 configuration changes over product lifetime without wear-out risk.

Smart Meter Firmware Parameter Backup

Automotive Body Control Module (BCM) Settings

Use Scenario: Backing up tariff schedules, pulse constants, and meter ID in utility smart meters during firmware upgrades or brownouts.

IC Role / Device Role / Timing Role: Fail-safe configuration keeper - writes triggered only on confirmed parameter commit; WC pin tied low during normal operation.

Use Value: Guarantees atomic write completion (via stop-condition-triggered t_W) and prevents partial updates that could brick the meter.

Use Scenario: Retaining seat/mirror position presets, door lock behavior, and lighting profiles in automotive BCMs.

IC Role / Device Role / Timing Role: Low-voltage (1.8 V) EEPROM interfaced directly to 1.8 V CAN/LIN transceiver domain - no level shifter needed.

Use Value: Enables seamless personalization across vehicle platforms; meets AEC-Q100 Grade 2 (−40 °C to +105 °C) ambient derating requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C01D-SSHM-T (Microchip)	1-Kbit, 1.7–5.5 V, 400 kHz, SOIC-8 only - no DFN5 option; lacks WC pin; uses WP pin for block protection.	Requires PCB redesign for SOIC-8 footprint; no hardware-level full-array lock - relies on software address masking for write safety.	Select if SOIC-8 is preferred and WC functionality is not required; verify WP pin routing matches AT24C01D's 1/4-array protection scheme.
BR24G01NUX-5TR (ROHM)	1-Kbit, 1.6–5.5 V, 400 kHz, DFN5 (1.6 × 1.6 mm) - same pinout as M24C01-RMN6P; includes built-in write protect (WP) but no WC pin.	Pin-compatible DFN5 drop-in replacement; however, WP enables/disables write for entire array only when pulled high - identical functional scope to WC.	Choose for direct DFN5 substitution where 1.6 V min VCC is needed; confirm WP logic polarity matches existing WC control net (both active-high).

Compared with AT24C01D-SSHM-T and BR24G01NUX-5TR, the M24C01-RMN6P uniquely combines DFN5 footprint, 1.8 V operation, and dedicated WC pin for unconditional full-array write disable - making it optimal for safety-critical, space-constrained, and ultra-low-power designs where write integrity is non-negotiable.

Availability

M24C01-RMN6P is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded configuration storage, and automotive BCM settings requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for M24C01-RMN6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.

The M24C01-RMN6P belongs to ST's M24Cxx family of I²C EEPROMs - engineered specifically for robust, low-voltage, high-reliability nonvolatile storage in space- and power-constrained embedded systems.

FAQ

What is the function of the WC pin on M24C01-RMN6P?

The WC (Write Control) pin is an active-high hardware enable/disable for all write operations. When driven high, it prevents any byte or page write to the entire memory array - even if correct I²C address and data are sent. This provides fail-safe protection against accidental or malicious writes, independent of firmware state. WC can be left floating (default low) or tied to ground to enable writes.

Does M24C01-RMN6P support I²C clock stretching?

No, the M24C01-RMN6P does not implement clock stretching. It relies on fixed internal timing: after receiving a STOP condition following a write command, it initiates an internal write cycle (t_W ≤ 5 ms) during which it ignores all I²C activity. Bus masters must poll the ACK bit or wait the maximum t_W before issuing subsequent commands - no SCL hold is asserted by the device.

Can M24C01-RMN6P be used with a 1.6 V supply?

No - the M24C01-RMN6P is rated for 1.8 V to 5.5 V operation. While the M24C02-F variant supports 1.6 V under restricted temperature conditions (0 °C to 85 °C for write), the "R" suffix in M24C01-RMN6P specifies 1.8 V minimum across the full −40 °C to +85 °C range. Operating below 1.8 V risks data corruption, failed ACKs, or undefined behavior.

How is device addressing handled in the UFDFPN5 package?

In the UFDFPN5 (MH) package, E0–E2 pins are unconnected and internally fixed to logic 0. This sets the device select code to 1010000R/W (hex A0–A7), meaning only one M24C01-RMN6P can occupy the 1010xxxx address block on a given I²C bus. No external pull-up/down resistors are needed for E0–E2, simplifying layout but requiring careful bus address planning.

M24C01-RMN6P Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Kbit

Memory Organization:: 128 x 8

Memory Interface:: I2C

Clock Frequency:: 400 kHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: 900 ns

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M24C01-RMN6P FAQ

1.How can I place an order for M24C01-RMN6P through Aetrix?

Please submit a Request for Quotation (RFQ) for M24C01-RMN6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M24C01-RMN6P reliable?

The price and inventory of M24C01-RMN6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24C01-RMN6P is usually 5 days.

3.What payment methods are accepted for M24C01-RMN6P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24C01-RMN6P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M24C01-RMN6P?

M24C01-RMN6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M24C01-RMN6P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M24C01-RMN6P?

For technical support, including M24C01-RMN6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24C01-RMN6P requirements.

6.How does Aetrix verify that M24C01-RMN6P is sourced from the original manufacturer or authorized distributors?

All M24C01-RMN6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24C01-RMN6P meets industry standards.

7.What is the process for return or replacement of M24C01-RMN6P?

All M24C01-RMN6P units undergo pre-shipment inspection (PSI). If there is an issue with M24C01-RMN6P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M24C01-RMN6P part is unused and in its original packaging.

Return procedure for M24C01-RMN6P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…