Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M24C02-DRMN3TP/K

Name: M24C02-DRMN3TP/K
Brand: STMicroelectronics
SKU: M24C02-DRMN3TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M24C02-DRMN3TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M24C02-DRMN3TP/K.pdf

Description:: IC EEPROM 2KBIT I2C 1MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:13,830

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M24C02-DRMN3TP/K from STMicroelectronics is an AEC-Q100 Grade 1 automotive serial EEPROM with 2 Kbits (256 bytes) of I²C-compatible memory, 1 MHz max clock rate, and operation from −40 °C to 125 °C at 1.7–5.5 V. It features a 16-byte page size, embedded ECC for single-bit error correction, and a dedicated 16-byte lockable identification page used for device ID storage and application parameter retention in vehicle control modules.

For engineers reviewing the M24C02-DRMN3TP/K datasheet, M24C02-DRMN3TP/K pinout, M24C02-DRMN3TP/K application, or M24C02-DRMN3TP/K equivalent, key selection criteria include write endurance at 125 °C (600 k cycles), identification page locking capability, Schmitt-trigger noise immunity on SDA/SCL, and compatibility with I²C bus modes up to 1 MHz in safety-critical automotive subsystems.

Technical Context

The M24C02-DRMN3TP/K implements a true EEPROM array organized as 16 pages × 16 bytes, with ECC logic applied per byte to detect and correct single-bit errors during read operations. Its I²C slave interface supports standard, fast, and fast-plus modes (100 kHz/400 kHz/1 MHz), and uses a 7-bit device address with three chip-enable inputs (E2–E0) enabling up to eight devices on one bus.

It includes a dedicated 16-byte identification page accessible via device type identifier 1011b, supporting read, write, and permanent lock instructions. Write protection is controlled by the WC pin: high disables all writes (including to the ID page), while low enables byte/page writes with automatic address increment and rollover handling.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	2 Kbits (256 × 8 bits), organized as 16 pages of 16 bytes - enables efficient firmware parameter storage with page-aligned updates.
I²C clock support	Up to 1 MHz - allows high-speed configuration loading in real-time automotive control loops without bus contention delays.
Operating temperature	−40 °C to +125 °C - qualified for engine bay, transmission, and ADAS ECU environments without derating.
Write endurance	600 k cycles at 125 °C - ensures reliable calibration data logging over full vehicle lifetime under thermal stress.
Data retention	50 years at 125 °C - guarantees nonvolatile storage integrity across extended service intervals and end-of-life vehicle operation.
Voltage range	1.7 V to 5.5 V - interoperable with 3.3 V and 5 V microcontrollers and power domains in mixed-voltage automotive boards.
ESD protection	4000 V HBM - withstands handling and in-system transients common in manufacturing and field repair scenarios.

Pinout & Package

Package: SO8N (MN), 150 mil width, RoHS-compliant and halogen-free (ECOPACK2).

Pin/Terminal	Circuit Role	Design Meaning
VSS	Ground reference	Return path for all internal circuitry; must be low-impedance and decoupled near package pins.
WC	Write control input	Active-high hardware lock disabling all memory writes - prevents corruption during power transitions or fault conditions.
E1, E0	Chip enable address inputs	Set 2 LSBs of 3-bit device address (with E2); allow up to eight M24C02 devices on same I²C bus without address conflict.
VCC	Supply voltage	1.7–5.5 V operating range; requires local 10–100 nF ceramic decoupling capacitor for stable I²C timing and ECC operation.
E2	Chip enable address input	MSB of 3-bit chip select code; tied high/low to configure unique I²C address among multiple EEPROMs.
SCL	Serial clock input	Master-generated clock with Schmitt trigger input - rejects noise spikes and ensures robust edge detection up to 1 MHz.
SDA	Serial data I/O	Open-drain bidirectional line requiring external pull-up; supports wired-AND bus topology and ACK/NACK handshaking.

Key Features

Feature	Design Value
Embedded ECC x1 per byte	Corrects single-bit errors transparently during read - eliminates need for external CRC checks or redundant storage in safety-critical ECUs.
Dedicated lockable ID page	16-byte page with permanent lock instruction - secures ST device ID and customer-specific calibration data against accidental overwrite.
Short write cycle time	≤4 ms for byte and page writes - minimizes bus occupancy and enables rapid parameter updates in time-constrained diagnostics routines.
AEC-Q100 Grade 1 qualification	Validated for automotive use up to 125 °C ambient - meets reliability requirements for powertrain, chassis, and body control modules.
Multi-mode I²C compatibility	Supports 100 kHz, 400 kHz, and 1 MHz bus speeds - simplifies integration across legacy and next-generation microcontroller platforms.

Applications

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing and updating fuel injection timing maps, knock sensor calibration offsets, and OBD-II diagnostic trouble codes across vehicle lifetime.

IC Role / Device Role / Timing Role: Nonvolatile parameter storage slave on I²C bus, accessed asynchronously by MCU during boot and runtime reconfiguration.

Use Value: 600 k write cycles at 125 °C ensure map updates survive repeated thermal cycling in under-hood environments without degradation.

Use Scenario: Retaining camera lens distortion coefficients, radar sensor alignment parameters, and lane-departure warning thresholds after power loss.

IC Role / Device Role / Timing Role: Secure configuration storage with locked ID page preventing tampering of factory-calibrated sensor metadata.

Use Value: ECC x1 per byte guarantees integrity of ADAS calibration data even after years of exposure to EMI-rich vehicle electrical systems.

Electric Power Steering (EPS)

Body Control Module (BCM)

Use Scenario: Logging torque sensor zero-point drift compensation values and motor position offset corrections during vehicle service intervals.

IC Role / Device Role / Timing Role: High-reliability EEPROM interfaced to EPS MCU via 1 MHz I²C for fast parameter reload during steering assist initialization.

Use Value: 1.7–5.5 V operation enables direct connection to 3.3 V EPS MCU rails without level-shifting, reducing BOM count and layout complexity.

Use Scenario: Maintaining door lock actuator learning positions, window auto-up/down limits, and interior lighting fade profiles across ignition cycles.

IC Role / Device Role / Timing Role: Low-power I²C slave storing user preferences with WC pin tied to MCU GPIO for selective write protection during firmware updates.

Use Value: Schmitt-trigger inputs reject noise from PWM-driven motors and solenoids, preventing spurious writes in electrically noisy BCM environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar automotive EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT24C02D-SSHM-T	2 Kbit I²C EEPROM, AEC-Q100 Grade 2 (−40 °C to 105 °C), no embedded ECC, 100-year retention at 85 °C only.	Limited to cabin and infotainment modules; not rated for under-hood 125 °C operation or safety-critical calibration storage.	Select when cost sensitivity outweighs ECC requirement and ambient temperature stays ≤105 °C.
BR24G02-3MNUC-E2	2 Kbit I²C EEPROM, AEC-Q100 Grade 1, 1.7–5.5 V, but only 100 k write cycles at 125 °C and no lockable ID page.	Suitable for non-calibration data logging (e.g., usage counters), but lacks secure ID page for traceability or firmware binding.	Choose where identification page locking and 600 k endurance at 125 °C are not required.

Compared with AT24C02D-SSHM-T and BR24G02-3MNUC-E2, the M24C02-DRMN3TP/K uniquely combines AEC-Q100 Grade 1 qualification, ECC-per-byte reliability, and a permanently lockable ID page - making it the only option qualified for calibration-critical powertrain and ADAS applications demanding 125 °C endurance and data integrity assurance.

Availability

M24C02-DRMN3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric power steering systems, and body control modules requiring stable component supply across automotive production lifecycles.

Supply support for M24C02-DRMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with over 40 years of microelectronics innovation and ISO/TS 16949-certified manufacturing.

The M24C02-DRMN3TP/K belongs to ST's automotive-grade serial EEPROM product line, designed specifically for reliable nonvolatile data storage in harsh-temperature vehicle subsystems where functional safety and long-term data integrity are mandatory.

FAQ

What is the function of the WC pin on the M24C02-DRMN3TP/K?

The WC (Write Control) pin is an active-high hardware lock that disables all write operations-including byte, page, and identification page writes-when driven high. When low or floating, writes are enabled. This provides deterministic protection against unintended memory modification during power-up, brown-out, or system fault conditions, and is critical for automotive functional safety compliance.

How does the identification page differ from the main memory array?

The identification page is a separate 16-byte region accessible via device type identifier 1011b instead of 1010b. It contains pre-programmed ST device ID bytes (00h–02h) and user-writable space (03h–0Fh), and supports a permanent lock instruction that makes the entire page read-only. Unlike main memory, once locked, no further writes-including erase-are possible, ensuring immutable calibration or security metadata.

Can the M24C02-DRMN3TP/K operate reliably at 1.7 V and 125 °C simultaneously?

Yes. The device is fully specified and tested for DC and AC operation across the full 1.7–5.5 V supply range at temperatures up to +125 °C, including write endurance (600 k cycles), data retention (50 years), and I²C timing compliance at 1 MHz. This simultaneous rating is validated per AEC-Q100 Grade 1 test conditions and documented in DS10115 Rev 7.

What role does the embedded ECC play during read operations?

The ECC logic operates transparently on every byte read from the main memory array: it detects and corrects any single-bit error in real time before data is output on SDA. This eliminates silent data corruption without software overhead or additional MCU processing, directly improving functional safety metrics (e.g., FIT rate) in ASIL-B/C systems where EEPROM-stored calibration data affects control outputs.

M24C02-DRMN3TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Kbit

Memory Organization:: 256 x 8

Memory Interface:: I2C

Clock Frequency:: 1 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: 450 ns

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M24C02-DRMN3TP/K FAQ

1.How can I place an order for M24C02-DRMN3TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M24C02-DRMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M24C02-DRMN3TP/K reliable?

The price and inventory of M24C02-DRMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24C02-DRMN3TP/K is usually 5 days.

3.What payment methods are accepted for M24C02-DRMN3TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24C02-DRMN3TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M24C02-DRMN3TP/K?

M24C02-DRMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M24C02-DRMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M24C02-DRMN3TP/K?

For technical support, including M24C02-DRMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24C02-DRMN3TP/K requirements.

6.How does Aetrix verify that M24C02-DRMN3TP/K is sourced from the original manufacturer or authorized distributors?

All M24C02-DRMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24C02-DRMN3TP/K meets industry standards.

7.What is the process for return or replacement of M24C02-DRMN3TP/K?

All M24C02-DRMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M24C02-DRMN3TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M24C02-DRMN3TP/K part is unused and in its original packaging.

Return procedure for M24C02-DRMN3TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…