STMicroelectronics M24C04-FMN6TP
- Part No.:
- M24C04-FMN6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M24C04-FMN6TP.pdf
- Description:
- IC EEPROM 4KBIT I2C 400KHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:7,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24C04-FMN6TP from STMicroelectronics is a 4-Kbit I²C-compatible serial EEPROM organized as 512 × 8 bits, operating with 1.7 V to 5.5 V supply (full temp range) or 1.6 V to 5.5 V under restricted conditions. It supports 400 kHz I²C clock, features 16-byte page write, write protection via WC pin, and delivers >4 million write cycles with >200-year data retention at 55 °C. Used for firmware parameter storage in industrial controllers and sensor calibration data logging.
For engineers reviewing the M24C04-FMN6TP datasheet, M24C04-FMN6TP pinout, M24C04-FMN6TP application, or M24C04-FMN6TP equivalent, this page provides verified electrical specs, package mapping to UFDFPN8 (2 × 3 mm), validated I²C timing behavior, WC-controlled memory protection logic, and real-world use cases in embedded systems requiring nonvolatile configuration storage.
Technical Context
The M24C04-FMN6TP implements a standard I²C slave protocol with 7-bit device address (1010xxxA8) where E1/E2 pins define two address bits-though these are unconnected in the UFDFPN8 package, fixing E1=E2=0. It uses internal high-voltage generation for EEPROM programming and includes a power-on-reset circuit that prevents spurious writes during VCC ramp-up.
Its memory array supports random and sequential read modes, byte/page write with automatic address increment, and write inhibit when WC is high. The SDA line operates open-drain with mandatory external pull-up, and ACK polling is supported to detect write completion without fixed delay timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8 bits) - sufficient for storing boot configuration, calibration coefficients, or device ID in compact embedded nodes. |
| I²C clock frequency | Up to 400 kHz - enables fast parameter updates without requiring high-speed MCU peripherals or custom timing logic. |
| Supply voltage range | 1.7 V to 5.5 V (–40 °C to +85 °C) - supports direct interfacing with 1.8 V logic and legacy 3.3/5 V systems without level shifters. |
| Page size | 16 bytes - allows efficient bulk writes while minimizing bus occupancy and avoiding cross-page wrap complications in firmware update routines. |
| Write endurance | 4,000,000 cycles at 25 °C - ensures reliable operation over 10+ years of daily recalibration in field-deployed instrumentation. |
| Data retention | 200 years at 55 °C - guarantees long-term integrity of stored calibration data without periodic refresh or backup mechanisms. |
| Write protection | Hardware-enabled via WC pin - prevents accidental overwrites during power transients or software faults without firmware intervention. |
Pinout & Package
Package: UFDFPN8 (ECOPACK2), 2 mm × 3 mm, 0.5 mm pitch, exposed pad (no thermal pad connection required). RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SDA | Serial Data I/O | Open-drain bidirectional bus line; requires external pull-up resistor (typically 2.2–10 kΩ to VCC); shares bus with other I²C slaves. |
| 2: SCL | Serial Clock Input | Master-generated clock signal; rising edge samples SDA input, falling edge drives SDA output; must meet tRISE/tFALL ≤ 50 ns. |
| 3: WC | Write Control Input | Active-high hardware lock: when high, all write attempts (byte/page) receive NACK; low or floating enables writes. |
| 4: VSS | Ground Reference | Primary return path for all signals and internal charge pump; must be low-impedance and adjacent to decoupling capacitor. |
| 5: VCC | Supply Voltage | 1.7–5.5 V DC input; requires 10–100 nF ceramic decoupling capacitor placed within 2 mm of pin. |
| 6: E2 | Chip Enable Bit 2 | Not connected (NC) in UFDFPN8 package; internally pulled low; fixes b2 = 0 in device address (1010xxxA8). |
| 7: E1 | Chip Enable Bit 1 | Not connected (NC) in UFDFPN8 package; internally pulled low; fixes b3 = 0 in device address (1010xxxA8). |
| 8: NC | No Connect | Unused terminal; no internal connection; must remain unconnected on PCB. |
Key Features
| Feature | Design Value |
|---|---|
| ECOPACK2 packaging | UFDFPN8 footprint reduces board area by 60% vs SO8N while maintaining full I²C functionality and RoHS/halogen compliance. |
| Write control (WC) pin | Hardware-level memory lock eliminates need for software-based write-enable sequences, reducing firmware complexity and fault exposure. |
| 16-byte page write | Enables single-burst writes of sensor calibration tables (e.g., 12-point linearization + checksum) without multiple stop/start overhead. |
| Power-on reset (POR) | Guarantees device remains unresponsive until VCC stabilizes above threshold, preventing corruption during brown-out or hot-swap events. |
| ACK polling support | Allows host MCU to minimize wait time after write commands-typical tW is <5 ms, but max is 5 ms-without fixed delays or timer interrupts. |
Applications
| Industrial Sensor Calibration | Smart Meter Firmware Storage |
|---|---|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog front-end sensors in factory automation modules. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during power-up initialization and updated only during factory calibration or field recalibration events. Use Value: Enables plug-and-play sensor replacement with zero firmware changes-coefficients are loaded before ADC conversion begins, ensuring measurement accuracy from first sample. | Use Scenario: Holding tariff tables, metering constants, and security keys in utility-grade electricity meters with 15+ year field life. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration store accessed via isolated I²C bus during meter boot and firmware upgrade verification. Use Value: Meets IEC 62056-21 requirements for data integrity: 200-year retention and 4M write cycles ensure keys remain valid across entire product lifecycle without battery backup. |
| Medical Device Configuration | Automotive Body Control Module |
Use Scenario: Saving user-adjustable therapy parameters (e.g., pressure thresholds, alarm limits) in portable respiratory devices compliant with IEC 62304. IC Role / Device Role / Timing Role: Safety-critical configuration store with WC pin hardwired to system enable logic-disabled during runtime unless explicitly authorized. Use Value: Eliminates risk of unintended parameter overwrite during ESD events or software crashes; WC tie-off satisfies IEC 62304 Class C traceability requirements. | Use Scenario: Retaining seat position memory, mirror presets, and lighting profiles in automotive door modules operating across –40 °C to +85 °C. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 1.8 V microcontroller I²C port, eliminating level-shifter components and BOM cost. Use Value: 1.7 V minimum VCC allows uninterrupted operation during cold-cranking (battery dip to 1.8 V), preserving user preferences even during engine start. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C04D-SSHM-T | 4-Kbit I²C EEPROM, 1.7–5.5 V, 16-byte page, but lacks WC pin; write protect via software address lock. | No hardware write lock-requires firmware coordination to prevent concurrent access; unsuitable for safety-critical or fail-safe contexts. | Select when cost sensitivity outweighs need for hardware-level write inhibition and system-level fault tolerance. |
| BR24G04NUX-5TR | 4-Kbit I²C EEPROM, 1.6–5.5 V, 16-byte page, includes WC pin, but rated only to +105 °C (not extended temp). | Higher max ambient rating enables under-hood use, but lacks ST's 200-year retention spec and ECOPACK2 environmental certification. | Select for automotive under-hood applications where extended temperature range is prioritized over long-term data integrity guarantees. |
Compared with AT24C04D-SSHM-T and BR24G04NUX-5TR, the M24C04-FMN6TP uniquely combines hardware WC protection, 200-year data retention, ECOPACK2 compliance, and full –40 °C to +85 °C operation in a space-saving UFDFPN8 package-making it optimal for industrial and medical designs demanding robustness and longevity.
Availability
M24C04-FMN6TP is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter firmware storage, medical device configuration, and automotive body control modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for M24C04-FMN6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M24C04 series belongs to ST's serial EEPROM product line, engineered specifically for reliable, low-power, I²C-based nonvolatile storage in space-constrained and thermally demanding embedded systems.
FAQ
What is the function of the WC pin on M24C04-FMN6TP?
The WC (Write Control) pin is an active-high hardware lock that disables all write operations-including byte and page writes-when driven high. When low or floating, writes are enabled. This provides deterministic, firmware-independent protection against accidental memory corruption during power transients or software faults, and is especially valuable in safety-critical applications like medical devices.
Does M24C04-FMN6TP support I²C clock stretching?
No, the M24C04-FMN6TP does not support clock stretching. As a standard I²C slave EEPROM, it relies on the master to control SCL timing. During internal write cycles (up to 5 ms), the device ignores all bus activity and does not acknowledge any address or data bytes-requiring the host to use ACK polling or fixed-delay recovery instead of stretching SCL.
Can M24C04-FMN6TP operate at 1.6 V across the full temperature range?
No. At 1.6 V, operation is restricted to temperatures ≥ 0 °C for write operations and ≥ –20 °C for read operations per DS9387 Rev 6. Full –40 °C to +85 °C functionality requires VCC ≥ 1.7 V. This voltage/temperature constraint is enforced by internal POR and timing margins, and must be verified in system-level validation.
How is device addressing handled in the UFDFPN8 package?
In the UFDFPN8 package, E1 and E2 pins are not connected and internally pulled low, fixing the device address to 101000A8 (hex). Only A8 remains configurable via external wiring, allowing up to two unique addresses on the same I²C bus. No external pull-ups or ties are needed for E1/E2-this simplifies layout and eliminates address configuration errors common in SO8N/TSSOP8 variants.
M24C04-FMN6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 400 kHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 900 ns
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M24C04-FMN6TP FAQ
1.How can I place an order for M24C04-FMN6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M24C04-FMN6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24C04-FMN6TP reliable?
The price and inventory of M24C04-FMN6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24C04-FMN6TP is usually 5 days.
3.What payment methods are accepted for M24C04-FMN6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24C04-FMN6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24C04-FMN6TP?
M24C04-FMN6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24C04-FMN6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24C04-FMN6TP?
For technical support, including M24C04-FMN6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24C04-FMN6TP requirements.
6.How does Aetrix verify that M24C04-FMN6TP is sourced from the original manufacturer or authorized distributors?
All M24C04-FMN6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24C04-FMN6TP meets industry standards.
7.What is the process for return or replacement of M24C04-FMN6TP?
All M24C04-FMN6TP units undergo pre-shipment inspection (PSI). If there is an issue with M24C04-FMN6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24C04-FMN6TP part is unused and in its original packaging.
Return procedure for M24C04-FMN6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24C04-FMN6TP Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
