STMicroelectronics M24C32-XMC5TG
- Part No.:
- M24C32-XMC5TG
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
M24C32-XMC5TG.pdf
- Description:
- IC EEPROM 32KBIT I2C 8UFDFPN
- Quantity:
- Payment:

- Shipping:

Inventory:2,732
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24C32-XMC5TG from STMicroelectronics is a 32-Kbit I²C-compatible EEPROM organized as 4 K × 8 bits, featuring hardware write protection (WC pin), 32-byte page write capability, and operation from 1.6 V to 5.5 V over -20 °C to +85 °C. It supports I²C fast mode plus (1 MHz), includes an open-drain SDA interface with external pull-up requirement, and is used for parameter storage in industrial sensor nodes and embedded control modules.
For engineers reviewing the M24C32-XMC5TG datasheet, M24C32-XMC5TG pinout, M24C32-XMC5TG application, or M24C32-XMC5TG equivalent, key selection criteria include supply voltage headroom down to 1.6 V, WC-controlled full-array write lock, 5 ms max byte/page write time, and compatibility with standard/fast/fast-mode-plus I²C timing budgets in space-constrained designs.
Technical Context
The device implements a target-only I²C slave architecture with fixed 7-bit device address (1010xxxR/W) where E2–E0 pins define the three LSBs; for the UFDFPN5 package (MC5 suffix), E2–E0 are unconnected and internally read as 000. It uses internal power-on reset (POR) to suppress spurious writes during power ramp, and features automatic address counter increment on read/write completion.
Write control (WC) is a dedicated active-high input that disables all data byte acknowledgments when asserted - device select and address bytes remain acknowledged, enabling protocol-compliant detection of write-protection status. The memory array supports both random and sequential read modes, with rollover addressing at page boundaries during sequential operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 32 Kbit (4 K × 8), directly addressable via two-byte I²C address field |
| I²C speed modes | Supports 100 kHz (standard), 400 kHz (fast), and 1 MHz (fast mode plus) - enables high-throughput configuration updates |
| Page size | 32 bytes - limits maximum atomic write burst without roll-over; critical for firmware parameter block integrity |
| Write cycle time | ≤5 ms (max), 3.2 ms (typical) - determines minimum inter-write interval in real-time logging applications |
| Supply voltage range | 1.6 V to 5.5 V - allows direct interfacing with 1.8 V logic and legacy 5 V systems without level shifters |
| Data retention | 200 years - ensures long-term calibration data persistence in unpowered industrial equipment |
| Endurance | 4 million write cycles - supports frequent recalibration or event logging in edge-sensor deployments |
Pinout & Package
Package: UFDFPN5 (MC5), DFN5 1.7 × 1.4 mm, ECOPACK2-compliant, unsawn wafer-tested die. Pin 1 = SDA, Pin 2 = SCL, Pin 3 = WC, Pin 4 = VCC, Pin 5 = VSS. E2–E0 inputs are not bonded and internally tied low (000).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA | Serial data I/O | Open-drain bidirectional line requiring external pull-up; shares bus with other I²C targets |
| SCL | Serial clock input | Master-generated clock; device samples SDA on rising edge and drives SDA only during ACK slots |
| WC | Write control input | Active-high global write lock - disables data byte ACKs while preserving address decoding and bus arbitration |
| VCC | Supply voltage | 1.6–5.5 V DC; decoupling capacitor (10–100 nF) required near pins to stabilize internal write cycle |
| VSS | Ground reference | Return path for VCC; must be low-impedance to prevent noise-induced write errors during tW |
Key Features
| Feature | Design Value |
|---|---|
| Hardware write protection | WC pin disables all memory writes without software overhead - essential for fail-safe boot parameter locking |
| Wide VCC range | 1.6 V minimum enables direct use with Li-ion battery-powered sensors down to 2.0 V system rail |
| Fast mode plus support | 1 MHz clock allows 32-byte page writes in <120 µs bus time - reduces host CPU polling overhead |
| ESD/latch-up robustness | Enhanced protection per AEC-Q100 stress models - suitable for automotive body electronics mounting |
| Small-footprint packaging | UFDFPN5 (1.7 × 1.4 mm) saves >60% board area vs. SO8N - critical for wearable and IoT edge nodes |
Applications
| Industrial Sensor Calibration | Smart Meter Parameter Storage |
|---|---|
|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables in MEMS pressure sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at power-up and during field recalibration via I²C. Use Value: 1.6 V operation ensures reliable write during brown-out conditions; WC pin prevents accidental corruption during firmware updates. |
Use Scenario: Retaining tariff schedules, billing counters, and communication keys in electricity/water meters with 10+ year field life. IC Role / Device Role / Timing Role: Secure, long-retention data vault for regulatory-critical parameters updated infrequently but verified daily. Use Value: 200-year data retention and 4M-cycle endurance meet ANSI C12.22 and DLMS/COSEM lifetime requirements. |
| Automotive Body Control Module | Medical Device Configuration |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and user preferences in door modules and center consoles. IC Role / Device Role / Timing Role: I²C slave storing user-defined settings across ignition cycles; accessed during module initialization. Use Value: ECOPACK2 package meets automotive reflow profiles; enhanced ESD protects against assembly handling discharge. |
Use Scenario: Holding FDA-required device serial numbers, calibration dates, and safety-critical operational limits in portable diagnostic tools. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with write-lock enforced by hardware (WC) and firmware handshake. Use Value: WC-driven write disable provides auditable hardware-level protection against unauthorized parameter modification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24C32D-SSHM-T (Microchip) | Same 32 Kbit density and 1.7–5.5 V range, but no WC pin; write protection via software-configurable blocks | Lacks hardware-level write lock - requires secure bootloader integration to prevent runtime corruption | Select when software-controlled sector protection suffices and WC pin routing is unavailable |
| BR24G32FJ-3GE2 (ROHM) | 1.7–5.5 V operation, 1 MHz I²C, but only 1.8 V min - incompatible with 1.6 V brown-out scenarios | Cannot retain write capability below 1.8 V - unsuitable for battery-backed systems operating near end-of-life voltage | Select when system VCC never drops below 1.8 V and footprint compatibility with SOP-J8 is acceptable |
Compared with AT24C32D and BR24G32FJ, the M24C32-XMC5TG uniquely delivers guaranteed 1.6 V write functionality and dedicated WC pin for zero-software, hardware-enforced memory lockdown - critical for safety-critical and ultra-low-power deployments.
Availability
M24C32-XMC5TG is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter parameter storage, and automotive body control modules requiring stable component supply across extended temperature and voltage ranges.
Supply support for M24C32-XMC5TG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M24C32 series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-voltage I²C data storage in space-constrained and mission-critical embedded systems.
FAQ
What is the function of the WC pin on M24C32-XMC5TG?
The WC (Write Control) pin is an active-high input that globally disables all memory write operations. When driven high, the device acknowledges device select and address bytes but returns NoAck for data bytes - preventing unintended modifications while maintaining I²C bus visibility. This hardware lock operates independently of software state and remains effective across power cycles.
Does M24C32-XMC5TG support 1 MHz I²C communication?
Yes, M24C32-XMC5TG fully supports I²C fast mode plus at 1 MHz. Its AC timing parameters (tBUF, tHD:STA, tSU:STA, etc.) are specified and tested up to this rate in the DS0952 datasheet Rev 33. System-level compliance requires proper PCB layout, controlled slew rate on SCL/SDA, and appropriate pull-up resistor values calculated per Figure 14 and Figure 15 of the datasheet.
Can the identification page be used on M24C32-XMC5TG?
No. The identification page (32-byte additional page with lock capability) is exclusive to the M24C32-DF variant. The M24C32-XMC5TG is part of the M24C32-X family, which lacks the identification page circuitry - only the main 4 Kbyte array is present and accessible via standard I²C addressing.
What is the significance of the 'MC5' suffix in M24C32-XMC5TG?
The 'MC5' suffix denotes the UFDFPN5 (1.7 × 1.4 mm DFN5) package with ECOPACK2 environmental compliance and unsawn wafer-level testing. It confirms E2–E0 pins are unconnected (internally read as 000), and specifies tape-and-reel packaging (TG) for automated SMT assembly - distinguishing it from SO8N (MN), TSSOP8 (DW), or UFDFPN8 (MC) variants.
M24C32-XMC5TG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 450 ns
- Voltage - Supply:
- 1.6V ~ 5.5V
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UFDFPN (2x3)
M24C32-XMC5TG FAQ
1.How can I place an order for M24C32-XMC5TG through Aetrix?
Please submit a Request for Quotation (RFQ) for M24C32-XMC5TG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24C32-XMC5TG reliable?
The price and inventory of M24C32-XMC5TG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24C32-XMC5TG is usually 5 days.
3.What payment methods are accepted for M24C32-XMC5TG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24C32-XMC5TG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24C32-XMC5TG?
M24C32-XMC5TG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24C32-XMC5TG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24C32-XMC5TG?
For technical support, including M24C32-XMC5TG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24C32-XMC5TG requirements.
6.How does Aetrix verify that M24C32-XMC5TG is sourced from the original manufacturer or authorized distributors?
All M24C32-XMC5TG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24C32-XMC5TG meets industry standards.
7.What is the process for return or replacement of M24C32-XMC5TG?
All M24C32-XMC5TG units undergo pre-shipment inspection (PSI). If there is an issue with M24C32-XMC5TG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24C32-XMC5TG part is unused and in its original packaging.
Return procedure for M24C32-XMC5TG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24C32-XMC5TG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
