STMicroelectronics M24M01-RMN6TP
- Part No.:
- M24M01-RMN6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M24M01-RMN6TP.pdf
- Description:
- IC EEPROM 1MBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:8,320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M24M01-RMN6TP from STMicroelectronics is a 1-Mbit (128 Kbyte) I²C-compatible EEPROM organized as 128 K × 8 bits, operating from 1.7 V to 5.5 V across –40 °C to +85 °C. It supports 1 MHz, 400 kHz, and 100 kHz I²C bus modes, features 256-byte page write with ≤5 ms latency, and includes hardware write protection via WC pin and dual Chip Enable (E1/E2) inputs for device addressing.
For engineers reviewing the M24M01-RMN6TP datasheet, M24M01-RMN6TP pinout, M24M01-RMN6TP application, or M24M01-RMN6TP equivalent, this device serves as a high-reliability serial nonvolatile memory for firmware storage, calibration data retention, and configuration parameter backup in space-constrained industrial and automotive control modules.
Technical Context
The M24M01-RMN6TP implements a true I²C slave interface compliant with standard, fast, and high-speed modes (up to 1 MHz), using open-drain SDA/SCL with internal pull-up compatibility. Its memory array is partitioned into 512 pages of 256 bytes each, with no internal address wrap-around during sequential writes.
Write control is enforced by the active-high WC pin, which inhibits all write operations-including byte, page, and identification page writes-when asserted. Chip Enable inputs E1 and E2 configure the two most significant address bits (b3,b2) of the 7-bit device select code, enabling up to four devices on the same I²C bus without external address jumpers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Mbit (128 Kbyte), organized as 128 K × 8 bits - supports full firmware image or multi-sensor calibration tables in single device. |
| I²C speed modes | 1 MHz / 400 kHz / 100 kHz - enables high-throughput updates in production programming or real-time parameter logging. |
| Supply voltage range | 1.7 V to 5.5 V - interoperable with 1.8 V logic, 3.3 V microcontrollers, and 5 V legacy systems without level shifters. |
| Write cycle time | ≤5 ms for byte or page write - eliminates need for long polling delays; ACK polling supported for precise timing control. |
| Data retention | 200 years at +25 °C - ensures permanent storage of factory-trimmed coefficients or security keys over product lifetime. |
| Endurance | 4 million write cycles per byte - supports daily recalibration in test equipment or field-updatable configuration registers. |
| Operating temperature | –40 °C to +85 °C - qualified for under-hood automotive ECUs and industrial PLC backplanes. |
Pinout & Package
Package: SO8N (150 mil width, 3.9 mm × 4.9 mm body), ECOPACK2® RoHS-compliant plastic small outline package.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (E1) | Chip Enable input | Configures b2 of 7-bit device address; must be tied to VCC or VSS - floating reads as low (0). |
| 2 (E2) | Chip Enable input | Configures b3 of 7-bit device address; used with E1 to select one of four I²C addresses (1010xx0/1). |
| 3 (VSS) | Ground reference | Return path for VCC; requires local 10–100 nF decoupling capacitor adjacent to pin for stable I²C signaling. |
| 4 (SDA) | Serial Data I/O | Open-drain bidirectional line; requires external pull-up resistor (value depends on bus capacitance and speed mode). |
| 5 (SCL) | Serial Clock input | Master-generated clock; rising edge samples SDA; falling edge allows SDA transitions - defines timing compliance window. |
| 6 (WC) | Write Control input | Active-high hardware lock: when high, disables all writes (byte/page/ID page); floating or low enables write capability. |
| 7 (VCC) | Supply voltage | 1.7–5.5 V DC input; internal POR circuit prevents spurious writes during power ramp-up/down. |
| 8 (DU) | Do Not Use | No internal connection; if routed, must be tied to VSS - not left floating or driven. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware write protection | WC pin provides deterministic, zero-latency disable of all write operations - critical for safety-critical boot parameter integrity. |
| Multi-device I²C addressing | E1/E2 pins enable four unique 7-bit addresses (1010xx0/1) - eliminates external address jumpers in modular sensor nodes. |
| High-speed 1 MHz I²C interface | Validated operation up to 1 MHz at 1.7 V - reduces firmware update time by 2.5× vs. 400 kHz in production line programming. |
| Enhanced reliability | 4M write cycles and 200-year data retention - meets AEC-Q100 Grade 2 requirements for automotive infotainment memory subsystems. |
| Robust power sequencing | Integrated POR with threshold below VCC(min) - guarantees reset before valid operation, preventing bus contention during brown-out. |
Applications
| Industrial Sensor Calibration | Automotive ECU Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding trim values accessed at power-on reset before ADC initialization. Use Value: Eliminates external trimming potentiometers and enables post-manufacture calibration via I²C, reducing BOM cost and test time. | Use Scenario: Retaining adaptive learning parameters (e.g., throttle position adaptation, idle air control) across ignition cycles in engine control units. IC Role / Device Role / Timing Role: Dedicated parameter backup memory written during vehicle shutdown sequence and read at next startup. Use Value: Maintains learned behavior without battery drain; WC pin ensures parameters cannot be overwritten during transient EMI events. |
| Medical Device Settings Backup | Smart Meter Firmware Storage |
Use Scenario: Preserving user-configured alarm thresholds and measurement units in portable diagnostic instruments with replaceable batteries. IC Role / Device Role / Timing Role: Secure settings vault accessed only by authenticated host MCU during setup mode; write-protected during normal operation. Use Value: Ensures HIPAA-compliant data persistence across battery swaps and firmware updates without cloud dependency. | Use Scenario: Holding metering firmware patches and tariff tables updated remotely via PLC or RF mesh networks. IC Role / Device Role / Timing Role: Field-upgradable code storage with atomic page-write capability and built-in ECC for corruption resilience. Use Value: Enables regulatory-compliant over-the-air updates without requiring full flash reprogramming or system downtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT24CM01-SSHD-T (Microchip) | 1 Mbit I²C EEPROM, 1.7–5.5 V, but only supports up to 1 MHz at ≥2.5 V; no WC pin - write protection relies on software lock bits. | Lacks hardware-level write inhibit; unsuitable where EMI-induced spurious writes must be physically blocked. | Select when cost sensitivity outweighs need for deterministic hardware lock, and system operates ≥2.5 V. |
| BR24M10YFVM-WE2 (ROHM) | 1 Mbit I²C EEPROM, 1.6–5.5 V, includes WC pin and same SO8N package, but max I²C speed is 400 kHz (not 1 MHz). | Cannot support high-speed production programming or real-time logging above 400 kHz bus rate. | Select when 1 MHz speed is unnecessary and extended low-voltage operation down to 1.6 V is required. |
Compared with AT24CM01-SSHD-T and BR24M10YFVM-WE2, the M24M01-RMN6TP uniquely combines 1 MHz I²C performance, hardware WC-based write lock, and full 1.7 V operation - making it optimal for high-throughput, safety-critical, or wide-input-voltage embedded systems.
Availability
M24M01-RMN6TP is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive ECU configuration, and medical device settings backup requiring stable component supply and long-term lifecycle support.
Supply support for M24M01-RMN6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M24M01-RMN6TP belongs to ST's M24 series of I²C EEPROMs, engineered specifically for robust, low-power, high-reliability nonvolatile data storage in harsh environments with stringent longevity and write-protection requirements.
FAQ
What is the function of the WC pin on the M24M01-RMN6TP?
The WC (Write Control) pin is an active-high hardware lock that disables all write operations-including byte write, page write, and identification page access-when driven high. When WC is low or floating, writes are enabled. This provides deterministic, zero-latency protection against spurious writes caused by noise, brown-out, or software faults, independent of firmware state.
Can the M24M01-RMN6TP operate reliably at 1.7 V and 1 MHz I²C speed?
Yes. The M24M01-RMN6TP is fully specified for 1 MHz I²C operation across its entire 1.7 V to 5.5 V supply range, as confirmed in Section 6 (Operating Conditions) and Table 15 (1 MHz AC Characteristics) of the official STMicroelectronics datasheet DocID12943 Rev 14. This enables high-speed programming even in ultra-low-voltage battery-powered systems.
How many unique I²C addresses can be configured using E1 and E2 pins?
E1 and E2 pins configure bits b2 and b3 of the 7-bit I²C device address, allowing four distinct base addresses: 101000x, 101001x, 101010x, and 101011x (where x = R/W bit). Each supports separate read/write operations, enabling up to four M24M01-RMN6TP devices on a single I²C bus without address conflict or external hardware.
Is the "DU" pin on the SO8N package electrically connected internally?
No. Pin 1 labeled "DU" (Do Not Use) has no internal connection. If physically routed on the PCB, it must be tied to VSS (ground); it must never be left floating or driven by any signal. This is explicitly stated in Figure 2 and Section 2.3 of the datasheet to prevent unintended coupling or ESD path issues.
M24M01-RMN6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- 500 ns
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M24M01-RMN6TP FAQ
1.How can I place an order for M24M01-RMN6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M24M01-RMN6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M24M01-RMN6TP reliable?
The price and inventory of M24M01-RMN6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M24M01-RMN6TP is usually 5 days.
3.What payment methods are accepted for M24M01-RMN6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M24M01-RMN6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M24M01-RMN6TP?
M24M01-RMN6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M24M01-RMN6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M24M01-RMN6TP?
For technical support, including M24M01-RMN6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M24M01-RMN6TP requirements.
6.How does Aetrix verify that M24M01-RMN6TP is sourced from the original manufacturer or authorized distributors?
All M24M01-RMN6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M24M01-RMN6TP meets industry standards.
7.What is the process for return or replacement of M24M01-RMN6TP?
All M24M01-RMN6TP units undergo pre-shipment inspection (PSI). If there is an issue with M24M01-RMN6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M24M01-RMN6TP part is unused and in its original packaging.
Return procedure for M24M01-RMN6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M24M01-RMN6TP Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
