Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M27C160-100F1

Name: M27C160-100F1
Brand: STMicroelectronics
SKU: M27C160-100F1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M27C160-100F1

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 42-CDIP (0.600", 15.24mm) Window

Datasheet:: M27C160-100F1.pdf

Description:: IC EPROM 16MBIT PARALLEL 42CDIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,659

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M27C160-100F1 from STMicroelectronics is a 16 Mbit UV-erasable EPROM organized as 2 Mbit × 8 or 1 Mbit × 16, featuring 50 ns access time, 5 V ±10% read supply, and dual-mode byte/word-wide configuration via BYTEVPP pin. It supports TTL-compatible inputs (except VPP and A9 during Electronic Signature), delivers 70 mA active current at 8 MHz, and uses FDIP42W ceramic frit-seal package with UV-transparent window for field erasure-used in legacy microprocessor boot ROMs and industrial firmware storage.

For engineers reviewing the M27C160-100F1 datasheet, M27C160-100F1 pinout, M27C160-100F1 application, or M27C160-100F1 equivalent, key selection criteria include UV erasability vs. OTP variants, BYTEVPP-configurable data width, 12.5 V programming voltage tolerance, and compatibility with 16-bit mask ROM socket layouts in retro-computing and avionics maintenance systems.

Technical Context

The M27C160-100F1 implements a two-line output control architecture with independent Chip Enable (E) for power gating and Output Enable (G) for bus contention management-enabling low-power standby (100 µA) and deterministic read timing. Its logic diagram confirms full address decoding across A0–A19 and bidirectional Q0–Q15A–1 I/O with BYTEVPP-selectable function mapping.

Programming follows the Presto III algorithm: 50 µs/word pulses at VPP = 12.5 V ±0.25 V and VCC = 6.25 V ±0.25 V, with automatic margin verify at reduced VCC (4.2 V and 6 V). Electronic Signature mode reads manufacturer code 20h and device code B1h via A9 = 12 V and A0 toggling-ensuring programming equipment compatibility.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Capacity	16 Mbit (2 M × 8 or 1 M × 16), enabling direct replacement of 16 Mbit mask ROMs in legacy 80x86 and 68k-based systems
Access Time	50 ns max (–100 speed grade), defining minimum clock cycle for reliable read in 20 MHz CPU buses
Read Supply	5 V ±10%, compatible with standard TTL/CMOS logic rails without regulation overhead
Programming Voltage	12.5 V ±0.25 V on VPP pin, requiring dedicated high-voltage programming circuitry-not supported by standard 5 V systems
Standby Current	100 µA, enabling low-power retention in battery-backed firmware storage during system sleep
Erasure Method	UV light (2537 Å, ≥30 W·sec/cm²), requiring 30–40 min exposure within 2.5 cm of lamp-no electrical erase capability
Electronic Signature	Manufacturer code 20h (STMicroelectronics), device code B1h, verified via A9 = 12 V and A0 toggle-critical for auto-algorithm selection in gang programmers

Pinout & Package

FDIP42W (42-pin Ceramic Frit-Seal DIP with UV-transparent window) provides hermetic sealing and UV accessibility for field erasure. Pin 1 marked by notch; window centered over die area.

Pin/Terminal	Circuit Role	Design Meaning
A0–A19	Address Inputs	20-bit address bus supporting full 1 Mword (16-bit) or 2 Mword (8-bit) addressing space
Q0–Q7	Data Outputs (Byte Mode)	Lower 8 bits of 16-bit word when BYTEVPP = VIL and Q15A–1 = VIL
Q8–Q14	Data Outputs (Byte/Word Mode)	Upper 7 bits of 16-bit word; Q14 used as MSB in 16-bit config, not Q15
Q15A–1	Configurable I/O	Q15 output in Word mode (BYTEVPP = VIH); A–1 address input in Byte mode (BYTEVPP = VIL)
E	Chip Enable	Active-low primary device select; drives device into standby (100 µA) when high
G	Output Enable	Active-low secondary output gate; enables Q0–Q14 only when E is also low
BYTEVPP	Mode/Program Select	VIH = Word mode + VPP programming path; VIL = Byte mode + A–1 address function
VCC	Read Supply	5 V ±10% for read operations; must be applied before/with VPP and removed after VPP
VPP	Programming Supply	12.5 V ±0.25 V applied during programming/verify; internally routed to cells during pulse
VSS	Ground	Common reference for all I/O and supply pins; requires local 0.1 µF ceramic decoupling
A9	Signature Voltage Input	12 V ±0.5 V required only during Electronic Signature read; not used in normal operation
NC	No Connect	Internally unconnected pins (e.g., PLCC44 pin 33); must remain floating or grounded per layout

Key Features

Feature	Design Value
UV Erasability	FDIP42W package enables full bit-pattern erasure via 2537 Å UV light-critical for firmware revision in deployed avionics and medical devices
Byte/Word Configuration	Single BYTEVPP pin selects between 8-bit and 16-bit data bus interface-eliminates need for external multiplexers in mixed-width systems
Presto III Programming	Guaranteed margin programming with 50 µs pulses and dual-voltage verify (6 V / 4.2 V)-reduces risk of over-erase or weak programming in production
Two-Line Output Control	Independent E (power) and G (output) enables zero-bus-contention memory arrays-essential for multi-chip ROM banks in embedded controllers
Electronic Signature	Factory-programmed 20h/B1h ID read via A9 high-voltage injection-ensures programming tools auto-detect correct algorithm without manual selection

Applications

Industrial PLC Firmware Storage

Retro-Computing Boot ROM

Use Scenario: Storing ladder logic and I/O configuration in programmable logic controllers operating in factory environments with ambient temperatures up to 85 °C.

IC Role / Device Role / Timing Role: Nonvolatile program memory mapped to CPU address space; accessed during cold start and firmware update cycles.

Use Value: UV erasability allows field reprogramming without PCB rework; 50 ns access meets timing budgets of 80386EX-based controllers running at 20 MHz.

Use Scenario: Emulating original Apple IIgs or IBM PS/2 Model 50 boot ROMs in hardware restoration projects requiring authentic timing and pinout.

IC Role / Device Role / Timing Role: Drop-in replacement for obsolete 27C1024/27C040 mask ROMs; BYTEVPP pin configured for 8-bit data bus alignment.

Use Value: FDIP42W package matches vintage DIP-40 sockets with window for UV erasure-preserving authenticity while enabling firmware patching.

Avionics Maintenance Interface

Medical Device Calibration Data

Use Scenario: Storing aircraft-specific configuration tables (e.g., sensor calibration offsets, flight control limits) in portable maintenance laptops interfacing with legacy ARINC-429 systems.

IC Role / Device Role / Timing Role: Read-only memory accessed via ISA bus during pre-flight diagnostics; erased and reprogrammed between aircraft deployments.

Use Value: ECOPACK®-compliant lead-free FDIP42W meets DO-160 environmental stress requirements; 100 µA standby current extends battery life during field use.

Use Scenario: Holding patient-specific calibration coefficients and safety-critical firmware patches in Class II medical infusion pumps certified under IEC 62304.

IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile storage isolated from main processor; programmed once during factory calibration and verified via signature read.

Use Value: Electronic Signature (20h/B1h) provides cryptographic assurance of genuine ST part origin-required for FDA design traceability audits.

Equivalent & Alternatives

The following parts are listed as comparable options for similar EPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AM27C160-100DC	16 Mbit UV EPROM with identical 50 ns access, but uses AMD's 42-pin CERDIP package (no ST logo marking); programming voltage 12.5 V ±0.5 V	Compatible in socketed systems but lacks ST's Electronic Signature (20h/B1h), requiring manual algorithm selection in programmers	Select when sourcing from AMD-authorized channels and signature verification is not required
M27C160-100K6TR	Same die in PLCC44 package (lead-free ECOPACK®), no UV window-OTP-only; same 50 ns access and 12.5 V programming	Cannot be erased; suitable only for one-time firmware deployment where field updates are unnecessary	Select for cost-sensitive, non-field-upgradable applications where ceramic DIP mechanical robustness is not required

Compared with M27C160-100F1, AM27C160-100DC offers identical timing but lacks ST's electronic signature for automated programming, while M27C160-100K6TR trades UV erasability for lower-cost plastic packaging-making the FDIP42W variant uniquely suited for field-serviceable legacy systems.

Availability

M27C160-100F1 is available at Aetrix Electronics and suitable for industrial PLC firmware storage, retro-computing boot ROM replacement, and avionics maintenance interface applications requiring stable component supply amid obsolescence challenges.

Supply support for M27C160-100F1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with over 40 years of nonvolatile memory innovation.

The M27C160 belongs to ST's legacy EPROM product line designed specifically for pin-compatible replacement of 16 Mbit mask ROMs in mission-critical embedded systems where field erasability and long-term data retention were mandatory.

FAQ

What is the purpose of the BYTEVPP pin on M27C160-100F1?

The BYTEVPP pin serves a dual function: when held high (VIH), it configures the device for 16-bit word-wide operation and enables the VPP programming path; when held low (VIL), it selects 8-bit byte-wide operation and repurposes Q15A–1 as address input A–1. This eliminates external bus-width translation logic in mixed-architecture systems.

Can M27C160-100F1 be programmed using standard 5 V logic levels?

No. Programming requires 12.5 V ±0.25 V on the VPP pin and 6.25 V ±0.25 V on VCC-both outside standard 5 V TTL/CMOS ranges. The device must be placed in a dedicated EPROM programmer with high-voltage capability; applying 5 V to VPP will not initiate programming and may damage the cell oxide over repeated cycles.

How does the Electronic Signature mode work, and why is it important?

Electronic Signature mode activates when 12 V ±0.5 V is applied to A9 while VCC = VPP = 5 V. Toggling A0 reads manufacturer code 20h (STMicroelectronics) on Q7–Q0, then device code B1h. This enables automatic algorithm selection in gang programmers-preventing misprogramming that could brick the device.

Is the FDIP42W package RoHS-compliant?

Yes. The FDIP42W package carries ST's ECOPACK® designation, confirming lead-free construction and compliance with JEDEC JESD97 second-level interconnect marking. The inner box label specifies soldering profile limits and RoHS status-critical for aerospace and medical manufacturing traceability.

M27C160-100F1 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 42-CDIP (0.600", 15.24mm) Window

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EPROM

Technology:: EPROM - UV

Memory Size:: 16Mbit

Memory Organization:: 2M x 8, 1M x 16

Memory Interface:: Parallel

Clock Frequency:: -

Write Cycle Time - Word, Page:: -

Access Time:: 100 ns

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 42-CDIP Frit Seal with Window

M27C160-100F1 FAQ

1.How can I place an order for M27C160-100F1 through Aetrix?

Please submit a Request for Quotation (RFQ) for M27C160-100F1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M27C160-100F1 reliable?

The price and inventory of M27C160-100F1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M27C160-100F1 is usually 5 days.

3.What payment methods are accepted for M27C160-100F1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M27C160-100F1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M27C160-100F1?

M27C160-100F1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M27C160-100F1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M27C160-100F1?

For technical support, including M27C160-100F1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M27C160-100F1 requirements.

6.How does Aetrix verify that M27C160-100F1 is sourced from the original manufacturer or authorized distributors?

All M27C160-100F1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M27C160-100F1 meets industry standards.

7.What is the process for return or replacement of M27C160-100F1?

All M27C160-100F1 units undergo pre-shipment inspection (PSI). If there is an issue with M27C160-100F1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M27C160-100F1 part is unused and in its original packaging.

Return procedure for M27C160-100F1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…