My Inquiry
My Account
STMicroelectronics M27C160-90B1
- Part No.:
- M27C160-90B1
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 42-DIP (0.600", 15.24mm)
- Datasheet:
-
M27C160-90B1.pdf
- Description:
- IC EPROM 16MBIT PARALLEL 42DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,508
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M27C160-90B1 from STMicroelectronics is a 16 Mbit UV-erasable EPROM organized as 2 Mbit × 8 or 1 Mbit × 16, featuring 50 ns access time, 5 V ±10% read supply, and dual-mode byte/word configuration via BYTEVPP pin. It supports TTL-compatible inputs, electronic signature (Manufacturer Code 20h, Device Code B1h), and is used in legacy microprocessor systems for firmware storage where field erasure and reprogramming are required.
For engineers reviewing the M27C160-90B1 datasheet, M27C160-90B1 pinout, M27C160-90B1 application, or M27C160-90B1 equivalent, key selection considerations include UV erasure capability, 42-pin FDIP42W ceramic window package compatibility, byte/word mode flexibility, and Presto III programming algorithm support at 12.5 V VPP with 50 µs/word timing.
Technical Context
The M27C160-90B1 implements a two-line output control architecture using independent Chip Enable (E) and Output Enable (G) signals to minimize bus contention and power dissipation in multi-device memory arrays. Its BYTEVPP pin selects between Word-wide mode (Q15A–1 as data output) and Byte-wide mode (Q15A–1 repurposed as address input A–1).
Programming uses a verified Presto III algorithm with margin-verified 50 µs pulses at VCC = 6.25 V ±0.25 V and VPP = 12.5 V ±0.25 V; verify occurs under identical voltage conditions with E = VIH and G = VIL. Electronic signature reads manufacturer code 20h and device code B1h via A9 = 12 V and toggling A0.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Capacity | 16 Mbit (2 M × 8 or 1 M × 16), enabling direct replacement of 16 Mbit mask ROMs in legacy designs |
| Access Time | 50 ns (–90 speed grade), defining maximum clock rate for synchronous read cycles in 8 MHz systems |
| Read Supply Voltage | 5 V ±10%, compatible with standard TTL/CMOS logic rails without regulation overhead |
| Programming Voltage | 12.5 V ±0.25 V on VPP, requiring dedicated high-voltage circuitry during programming |
| Active Current | 70 mA at 8 MHz, determining decoupling capacitor sizing (0.1 µF ceramic per device) |
| Standby Current | 100 µA, enabling low-power hold states when E = VIH and outputs enter high-impedance |
| Electronic Signature | Manufacturer Code 20h / Device Code B1h, enabling automated programmer identification and algorithm selection |
Pinout & Package
Package: FDIP42W (42-pin Ceramic Frit-seal DIP with UV-transparent window), designed for ultraviolet erasure and long-term archival reliability in industrial control and telecom applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A19 | Address Inputs | 20-bit address bus supporting full 16 Mbit addressing; A–1 functionally mapped to Q15A–1 in Byte mode |
| Q0–Q7 | Data Outputs (Lower Byte) | Active in both Word and Byte modes; provide lower 8 bits in Byte-wide configuration |
| Q8–Q14 | Data Outputs (Upper Byte Partial) | Deliver bits Q8–Q14 in Word mode; high-impedance in Byte-wide Lower mode |
| Q15A–1 | Configurable Pin | Q15 output in Word mode; A–1 address input in Byte mode - enables dual organization without external logic |
| E | Chip Enable | Primary device select; drives standby mode (100 µA) when high, enabling power gating in memory arrays |
| G | Output Enable | Secondary output gate; allows shared G-bus across multiple devices while E controls individual selection |
| BYTEVPP | Mode/Program Select | VIH = Word mode + programming enable; VIL = Byte mode + normal read - eliminates need for external mode strapping |
| VCC | Supply Voltage | 5 V ±10% for read; 6.25 V ±0.25% for programming - requires separate voltage rail or regulator switching |
| VSS | Ground | Common reference for all I/O and internal logic; requires low-inductance PCB routing per decoupling guidelines |
Key Features
| Feature | Design Value |
|---|---|
| UV Erasability | FDIP42W package includes quartz window enabling full array erasure in ~30–40 min under 2537 Å UV light (≥30 W·sec/cm² dose) |
| Dual Organization | Hardware-selectable 8-bit or 16-bit data bus interface via single BYTEVPP pin - reduces board space vs. discrete mode logic |
| Presto III Programming | Guaranteed margin programming with automatic verify at each word; no over-program pulses required - improves cell endurance |
| Electronic Signature | Factory-programmed 2-byte ID (20h/B1h) readable via A9 = 12 V and A0 toggle - ensures correct algorithm selection in automated programmers |
| Two-Line Output Control | Independent E (device select) and G (output gate) pins prevent bus contention and reduce system-level power by >99% in standby |
Applications
| Industrial PLC Firmware Storage | Legacy Telecom Line Card Boot Code |
|---|---|
Use Scenario: Storing boot firmware and configuration tables in programmable logic controllers operating in extended temperature ranges (–40°C to 85°C). IC Role / Device Role / Timing Role: Nonvolatile program memory providing deterministic 50 ns read access to instruction fetch bus during cold start and runtime updates. Use Value: UV erasability enables field firmware revision without component replacement; FDIP42W ceramic package ensures long-term data retention (>10 years) under thermal cycling. | Use Scenario: Holding initialization code and protocol stacks in TDM-based line interface cards deployed in central office environments. IC Role / Device Role / Timing Role: Standalone EPROM interfaced directly to Z80 or 80C88 microcontrollers via 8-bit data bus in Byte mode. Use Value: 100 µA standby current minimizes backplane loading; electronic signature prevents misprogramming during high-volume card manufacturing. |
| Military Avionics Boot ROM | Medical Imaging System Calibration Data |
Use Scenario: Secure storage of flight-critical boot code in airborne computing modules requiring radiation-tolerant nonvolatile memory. IC Role / Device Role / Timing Role: Primary boot ROM accessed during power-on reset sequence; configured in Word mode for 16-bit CPU interface. Use Value: Ceramic FDIP42W package withstands MIL-STD-883 mechanical shock/vibration; UV erasure supports secure field rekeying. | Use Scenario: Retaining factory calibration coefficients and sensor linearization tables in MRI and CT scanner subsystems. IC Role / Device Role / Timing Role: Read-only memory mapped into microcontroller address space for post-acquisition correction routines. Use Value: 50 ns access time meets real-time processing deadlines; ECOPACK® lead-free variant available for RoHS-compliant medical assemblies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM27C160-90DC | AMD-manufactured 16 Mbit UV EPROM; identical 50 ns access, 42-pin PDIP, but lacks BYTEVPP dual-mode configuration - fixed 8-bit only | Requires external address multiplexing for 16-bit systems; no A–1 aliasing support | Select only if system uses fixed 8-bit bus and requires second-source availability without mode flexibility |
| M27C160-90F1 | Same STMicroelectronics die in PLCC44 package; no UV window, OTP-only - permanently programmed after initial write | Suitable for production volumes where field erasure is unnecessary; eliminates UV handling requirements | Choose for cost-sensitive, high-volume deployments where firmware is finalized and reprogrammability is not required |
Compared with AM27C160-90DC, M27C160-90B1 offers hardware-configurable bus width and UV erasability; versus M27C160-90F1, it trades permanent programming for field-upgradable firmware - critical for prototyping and maintenance-intensive systems.
Availability
M27C160-90B1 is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy telecom line card boot code, and military avionics boot ROM applications requiring stable component supply and long-lifecycle support.
Supply support for M27C160-90B1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with broad analog and memory portfolios.
The M27C160 belongs to ST's legacy EPROM product line, engineered for high-reliability, long-data-retention nonvolatile storage in systems where UV-field reprogrammability and mask-ROM compatibility are essential design requirements.
FAQ
What UV wavelength and exposure time are required to fully erase M27C160-90B1?
Full erasure requires short-wave ultraviolet light at 2537 Å wavelength with a minimum integrated dose of 30 W·sec/cm². Using a 12,000 µW/cm² lamp, place the FDIP42W package within 2.5 cm of the source for 30–40 minutes. Avoid fluorescent ambient light exposure, which may cause partial erasure over months.
Can M27C160-90B1 operate in a 3.3 V system?
No. The M27C160-90B1 requires 5 V ±10% for read operations and 6.25 V ±0.25 V for programming. Its TTL-compatible inputs and outputs are not 3.3 V tolerant; interfacing with 3.3 V logic requires level-shifting circuitry or voltage translation buffers.
How does BYTEVPP pin functionality differ between read and programming modes?
In read mode, BYTEVPP sets organization: VIH enables Word mode (Q15A–1 = Q15), VIL enables Byte mode (Q15A–1 = A–1). In programming mode, BYTEVPP must be held at VIH to activate the 12.5 V VPP path - Byte mode is disabled during programming.
Is the FDIP42W package RoHS compliant?
Yes - ST offers ECOPACK®-compliant versions of M27C160-90B1. These variants use lead-free terminations and meet JEDEC JESD97 marking standards. Confirm compliance via the specific ordering code suffix (e.g., -90B1TR) and check inner box labeling for second-level interconnect category.
M27C160-90B1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 42-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8, 1M x 16
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 42-PDIP
M27C160-90B1 FAQ
1.How can I place an order for M27C160-90B1 through Aetrix?
Please submit a Request for Quotation (RFQ) for M27C160-90B1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M27C160-90B1 reliable?
The price and inventory of M27C160-90B1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M27C160-90B1 is usually 5 days.
3.What payment methods are accepted for M27C160-90B1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M27C160-90B1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M27C160-90B1?
M27C160-90B1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M27C160-90B1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M27C160-90B1?
For technical support, including M27C160-90B1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M27C160-90B1 requirements.
6.How does Aetrix verify that M27C160-90B1 is sourced from the original manufacturer or authorized distributors?
All M27C160-90B1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M27C160-90B1 meets industry standards.
7.What is the process for return or replacement of M27C160-90B1?
All M27C160-90B1 units undergo pre-shipment inspection (PSI). If there is an issue with M27C160-90B1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M27C160-90B1 part is unused and in its original packaging.
Return procedure for M27C160-90B1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M27C160-90B1 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
