Renesas M306N4FCTFP#BTQ
- Part No.:
- M306N4FCTFP#BTQ
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-BQFP
- Datasheet:
-
M306N4FCTFP#BTQ.pdf
- Description:
- 16-BIT, FLASH, M16C CPU
- Quantity:
- Payment:

- Shipping:

Inventory:4,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CYRF6936 from Cypress Semiconductor is a 2.4 GHz WirelessUSB™ LP Radio SoC integrating DSSS/GFSK transceiver, 16-byte TX/RX FIFOs, Auto Transaction Sequencer (ATS), Power Management Unit (PMU), and SPI interface. It delivers +4 dBm transmit power, –97 dBm receive sensitivity, and supports data rates up to 1 Mbps in GFSK mode. Designed for ultra-low-power coin-cell applications, it operates from 1.8 V to 3.6 V and targets wireless peripherals like keyboards and remote controls.
For engineers reviewing the CYRF6936 datasheet, CYRF6936 pinout, CYRF6936 application, or CYRF6936 equivalent, key selection considerations include its 40-pin QFN package, sleep current <1 µA, AutoRate™ dynamic data rate reception, RSSI reporting, and SPI-controlled PMU with VREG output for external sensor/MCU supply.
Technical Context
The CYRF6936 implements a dual-conversion low-IF 2.4 GHz radio architecture with integrated PA (–35 to +4 dBm in 7 steps) and LNA with configurable gain control. Its baseband handles DSSS spreading/despreading using 32/64-chip PN codes, SOP/EOP detection, CRC16 generation/checking, and automatic ACK packet generation.
It features a hardware Auto Transaction Sequencer that autonomously manages full packet transmission (TX → RX → ACK wait) and reception (RX → TX ACK → RX) without MCU intervention for ≤16-byte packets. The SPI interface remains fully functional during sleep mode, enabling register access while the 12 MHz oscillator is disabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | 2.400–2.483 GHz ISM band; 98 discrete 1 MHz channels with 25 fast-settling channels (≤100 µs) |
| Transmit Power | +4 dBm max; digitally adjustable in 7 steps (–35 to +4 dBm) for RF link budget tuning |
| Receive Sensitivity | –97 dBm at 250 kbps (DSSS); enables reliable reception at extended range or moderate interference |
| Sleep Current | <1 µA; allows multi-year operation on CR2032 coin cell in intermittent wireless sensing |
| Data Rates | 1 Mbps (GFSK), 250/125 kbps (8DR), 62.5/31.25 kbps (DDR), 15.625 kbps (SDR) |
| Supply Voltage | 1.8–3.6 V on VBAT; internal PMU generates regulated 1.8 V logic and configurable 2.4–2.7 V VREG output |
| Interface | 4-wire SPI (SS/SCK/MOSI/MISO) or 3-wire SDAT mode; supports burst reads/writes and register file access |
Pinout & Package
40-pin QFN package (6 × 6 mm, 0.5 mm pitch) with exposed thermal pad (E-PAD) requiring soldering to ground. Pin 1 marked by corner tab; NC pins must be connected to GND per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XTAL | Crystal input | Direct connection point for 12 MHz ±30 ppm fundamental-mode crystal; no external load capacitors required |
| RFP / RFN | Differential RF I/O | Primary antenna interface; requires matching network for 50 Ω impedance and harmonic filtering |
| SS / SCK / MOSI / MISO | SPI interface | Full-duplex 4-wire SPI control; MISO tri-states when SS deasserted or in 3-pin mode |
| IRQ | Interrupt output | Configurable active-HIGH/LOW, CMOS/open-drain; signals packet RX/TX completion, RSSI ready, or low-voltage event |
| PACTL | PA/T/R switch control | GPIO-driven signal to enable external power amplifier or antenna switch; synchronized with TX/RX state |
| VREG | PMU feedback | Output voltage sense node for internal boost regulator; sets VREG output level between 2.4 V and 2.7 V |
| VBAT(0–2) | Main power input | Three dedicated VBAT pins reduce IR drop and improve noise immunity for battery-powered operation |
| E-PAD | Thermal/Ground pad | Must be soldered to PCB ground plane for thermal dissipation and RF reference stability |
Key Features
| Feature | Design Value |
|---|---|
| Auto Transaction Sequencer (ATS) | Hardware-accelerated packet exchange: TX→RX→ACK wait or RX→TX ACK→RX, eliminating firmware overhead for basic wireless transactions |
| AutoRate™ Reception | Dynamic data rate adaptation: automatically selects optimal supported rate (15.6–1000 kbps) based on link quality without host MCU involvement |
| Integrated Power Management Unit (PMU) | Single-inductor boost converter generating 1.8 V logic rail and programmable 2.4–2.7 V VREG output (15 mA max) for external sensors or MCUs |
| Low-Noise Amplifier Control | Manual LNA gain adjustment (±20 dB) and 30 dB attenuation enable robust operation near strong interferers or co-located transmitters |
| Receive Signal Strength Indication (RSSI) | 5-bit on-channel RSSI sampled at SOP detection and on-demand; updated every 12 µs for real-time channel scanning and link margin analysis |
Applications
| Wireless Peripherals | Home Automation Sensors |
|---|---|
Use Scenario: Battery-powered wireless keyboard transmitting keystroke events to PC or embedded host. IC Role / Device Role / Timing Role: Primary 2.4 GHz radio SoC handling packet framing, CRC16, auto-ACK, and low-power sleep/wake cycles. Use Value: 21 mA TX current at –5 dBm and <1 µA sleep current enable >2-year CR2032 life; ATS reduces MCU firmware complexity. | Use Scenario: Zigbee-free temperature/humidity sensor node reporting to gateway every 30 seconds. IC Role / Device Role / Timing Role: Standalone wireless transceiver managing periodic wake-up, sensor data acquisition, and burst transmission. Use Value: VREG output powers external sensor IC; PMU battery monitoring triggers low-battery alerts via SPI before system failure. |
| Remote Controls | Consumer Audio Accessories |
Use Scenario: IR-replacement universal remote controlling TVs, set-top boxes, and soundbars via short-burst commands. IC Role / Device Role / Timing Role: Low-latency 2.4 GHz transceiver supporting GFSK 1 Mbps mode for sub-10 ms command delivery. Use Value: Fast channel settling (≤100 µs on 25 fast channels) and quick crystal startup minimize response delay after button press. | Use Scenario: Wireless headset pairing and audio control signaling (play/pause/volume) alongside Bluetooth audio path. IC Role / Device Role / Timing Role: Secondary 2.4 GHz control channel coexisting with BT; uses separate frequency agility to avoid interference. Use Value: RSSI and AutoRate™ maintain reliable control link even during BT audio bursts; 40-pin QFN allows compact PCB layout near antenna. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2.4 GHz proprietary radio SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CC2530F256 | Zigbee-compliant IEEE 802.15.4 SoC; integrated 8051 MCU; 48-pin QFN; higher TX current (24 mA @ 0 dBm) | Requires Zigbee stack licensing and certification; suited for mesh networks, not point-to-point HID | Choose CC2530F256 only if Zigbee protocol compliance and onboard MCU execution are mandatory. |
| nRF24L01+ | 2.4 GHz GFSK transceiver only (no DSSS); no integrated PMU or ATS; 20-pin QFN; –80 dBm sensitivity at 1 Mbps | Lacks hardware transaction sequencing and battery monitoring; requires external regulator and more MCU firmware | Select nRF24L01+ when cost sensitivity outweighs power efficiency and firmware simplicity requirements. |
Compared with CC2530F256 and nRF24L01+, the CYRF6936 uniquely combines DSSS/GFSK dual-mode operation, hardware ATS, integrated PMU with VREG output, and <1 µA sleep current-making it optimal for ultra-low-power, firmware-light HID and sensor applications without protocol stack overhead.
Availability
CYRF6936 is available at Aetrix Electronics and suitable for wireless peripherals, home automation sensors, remote controls, and consumer audio accessories requiring stable component supply and long-term lifecycle support.
Supply support for CYRF6936 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) is a fabless semiconductor company specializing in programmable system-on-chip (PSoC), memory, and connectivity solutions.
The CYRF6936 belongs to the WirelessUSB™ LP family, engineered specifically for low-cost, low-power, license-free 2.4 GHz proprietary wireless links in human interface devices and battery-operated IoT endpoints.
FAQ
What is the maximum packet length supported by the CYRF6936?
The CYRF6936 supports packets up to 255 bytes in length. However, the actual usable payload depends on clock accuracy and selected data mode. Its internal 16-byte TX/RX FIFOs require MCU intervention for packets exceeding 16 bytes-using interrupt-driven buffer management to prevent overflow during transmission or reception of longer frames. The CYRF6936 datasheet specifies timing constraints for multi-packet burst transfers.
Does the CYRF6936 support over-the-air firmware updates?
The CYRF6936 does not include built-in bootloader or flash memory for over-the-air (OTA) firmware updates. It is a radio transceiver SoC without an embedded programmable MCU core. Firmware resides on an external host microcontroller, which communicates with the CYRF6936 via SPI. OTA capability must be implemented in the host MCU's application layer using CYRF6936's packet transmission and reception functions.
Can the CYRF6936 operate without an external crystal?
No-the CYRF6936 requires a 12 MHz ±30 ppm fundamental-mode crystal connected directly between XTAL and GND, with no external load capacitors. The oscillator circuit is internal and optimized for this specific crystal configuration. Using an external clock source or omitting the crystal prevents proper RF synthesizer operation and invalidates all timing-critical functions including packet framing, SPI synchronization, and sleep/wake transitions.
How does the CYRF6936 handle coexistence with Bluetooth or Wi-Fi in the 2.4 GHz band?
The CYRF6936 mitigates 2.4 GHz band interference through frequency agility (98 selectable 1 MHz channels), AutoRate™ dynamic data rate switching, and RSSI-based channel selection. Its DSSS mode provides inherent processing gain against narrowband interferers like Bluetooth piconets. Unlike Wi-Fi or Bluetooth, it avoids crowded channels (e.g., 2412–2472 MHz) by selecting less congested frequencies, and its fast channel settling (≤100 µs on 25 channels) enables rapid hopping during active links.
Is the CYRF6936 RoHS compliant and qualified for industrial temperature range?
The CYRF6936 is RoHS compliant per Cypress documentation and rated for operation from 0 °C to +70 °C ambient temperature. It is not specified for extended industrial range (–40 °C to +85 °C). For designs requiring wider temperature tolerance, derating analysis and validation under actual operating conditions-including crystal stability, PA output consistency, and PMU regulation-are necessary before deployment.
M306N4FCTFP#BTQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-BQFP
- Series:
- M16C™ M16C/60/6N4
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- M16C/60
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- CANbus, I2C, IEBus, SIO, UART/USART
- Peripherals:
- DMA, WDT
- Number of I/O:
- 85
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 5K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.2V ~ 5.5V
- Data Converters:
- A/D 26x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M306N4FCTFP#BTQ FAQ
1.How can I place an order for M306N4FCTFP#BTQ through Aetrix?
Please submit a Request for Quotation (RFQ) for M306N4FCTFP#BTQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M306N4FCTFP#BTQ reliable?
The price and inventory of M306N4FCTFP#BTQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M306N4FCTFP#BTQ is usually 5 days.
3.What payment methods are accepted for M306N4FCTFP#BTQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M306N4FCTFP#BTQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M306N4FCTFP#BTQ?
M306N4FCTFP#BTQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M306N4FCTFP#BTQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M306N4FCTFP#BTQ?
For technical support, including M306N4FCTFP#BTQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M306N4FCTFP#BTQ requirements.
6.How does Aetrix verify that M306N4FCTFP#BTQ is sourced from the original manufacturer or authorized distributors?
All M306N4FCTFP#BTQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M306N4FCTFP#BTQ meets industry standards.
7.What is the process for return or replacement of M306N4FCTFP#BTQ?
All M306N4FCTFP#BTQ units undergo pre-shipment inspection (PSI). If there is an issue with M306N4FCTFP#BTQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M306N4FCTFP#BTQ part is unused and in its original packaging.
Return procedure for M306N4FCTFP#BTQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M306N4FCTFP#BTQ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

