Renesas M30873FHAGP#U3
- Part No.:
- M30873FHAGP#U3
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
M30873FHAGP#U3.pdf
- Description:
- IC MCU 16/32BIT 384KB 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M30873FHAGP#U3 from Renesas Electronics is a 32-bit M32C/80-core microcontroller in the M32C/87A family, housed in a 100-pin LQFP (PLQP0100KB-A) package. It integrates 384 KB flash ROM + 4 KB data flash, 24 KB RAM, dual 10-bit ADC (26 channels in single-chip mode), two 8-bit DACs, two UARTs with IrDA support, and one CAN 2.0B channel - targeting industrial motor control and embedded communication devices.
For engineers reviewing the M30873FHAGP#U3 datasheet, M30873FHAGP#U3 pinout, M30873FHAGP#U3 application, or M30873FHAGP#U3 equivalent, key selection criteria include its 24 MHz/32 MHz dual-frequency operation, CAN 2.0B compliance with 16-slot message buffer, on-chip dead-time timer for 3-phase inverter control, and -40°C to +85°C extended temperature grade option.
Technical Context
The M30873FHAGP#U3 implements the M32C/80 CPU core with 108 basic instructions and hardware multiplier (16×16→32-bit, 16×16+48→48-bit). Its external bus interface supports 16-Mbyte address space, 4 chip selects, and configurable 8-/16-bit data width with 1–7 wait states - enabling memory expansion for real-time control firmware.
It features dual DMA controllers (DMAC and DMACII), 70 interrupt vectors with 7 priority levels, and integrated peripherals including Timer A (5×16-bit) and Timer B (6×16-bit) supporting PWM, encoder input, pulse width/period measurement, and dedicated 3-phase motor control using TA1–TA4 and TB2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M32C/80 32-bit RISC core with 16×16 multiply-add instruction support |
| Max Operating Frequency | 32 MHz at VCC1 = 4.2–5.5 V; 24 MHz at VCC1 = 3.0–5.5 V |
| Memory | 384 KB flash ROM + 4 KB data flash; 24 KB RAM |
| ADC | 10-bit resolution × 26 channels (single-chip mode); includes sample-and-hold |
| CAN Interface | 1 channel compliant with CAN 2.0B; 16-message-slot buffer |
| Package | 100-pin LQFP (PLQP0100KB-A), 14 × 14 mm, 0.5 mm pitch |
| Operating Temperature | -20°C to +85°C standard; -40°C to +85°C optional grade |
| Power Consumption | 23 mA @ 24 MHz / 3.3 V; 0.8 μA in stop mode |
Pinout & Package
Package: 100-pin LQFP (PLQP0100KB-A), 14 mm × 14 mm body, 0.5 mm lead pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P9_5 | CAN1IN / CLK4 | Primary CAN 2.0B receive input; also serves as clock input for UART4 |
| P9_6 | CAN1OUT / TXD4 / SDA4 | Primary CAN 2.0B transmit output; shares pin with UART4 TX and I²C data |
| P8_2 | CAN0OUT / INT0 | Dedicated CAN0 transmit output; doubles as external interrupt 0 trigger |
| P8_3 | CAN0IN / INT1 | Dedicated CAN0 receive input; doubles as external interrupt 1 trigger |
| P6_0 | CTS0 / RTS0 / SS0 | Hardware flow control for UART0; also SPI slave select |
| P6_2 | RXD0 / SCL0 / STXD0 / IrDAIN | UART0 receive, I²C clock, synchronous TX, and IrDA input - multiplexed |
Key Features
| Feature | Design Value |
|---|---|
| On-chip 3-phase motor control logic | Uses TA1, TA2, TA4, and TB2 timers with programmable dead-time insertion for inverter gate drive |
| Intelligent I/O with encoder support | 16-channel waveform generation + 8-channel input capture + 2-phase encoder processing (x1/x2/x4) |
| Dual DMA architecture | DMAC (cycle-steal) + DMACII (burst/chain/calculation transfers) enables zero-CPU-overhead peripheral data movement |
| CRC-CCITT calculation circuit | Hardware-accelerated X16 + X12 + X5 + 1 polynomial for protocol checksums (e.g., CAN, UART frames) |
| ROM code protection & ID check | Prevents unauthorized readout or reprogramming; enforces secure firmware update via on-chip debug interface |
| Voltage detection with cold/warm start | Vdet3/Vdet4 monitors VCC1; distinguishes power-on reset from brownout recovery for safe state initialization |
Applications
| Industrial Motor Drives | Factory Automation Controllers |
|---|---|
Use Scenario: Closed-loop control of 3-phase AC induction motors in HVAC blowers and conveyor systems. IC Role / Device Role / Timing Role: Primary motion controller executing FOC algorithms, generating PWM with synchronized dead-time, and monitoring current/voltage via 10-bit ADC. Use Value: Integrated 3-phase inverter timing logic eliminates external gate driver timing ICs; 26-channel ADC enables simultaneous phase current, DC-link voltage, and temperature sensing. | Use Scenario: Programmable logic controller (PLC) I/O module managing discrete inputs/outputs and fieldbus communication. IC Role / Device Role / Timing Role: Central MCU handling scan-cycle execution, digital I/O conditioning, and dual-protocol serial communication (CAN + UART). Use Value: Single-chip CAN 2.0B + 5 UARTs (including IrDA) supports multi-network diagnostics and HMI connectivity without external transceivers or bridges. |
| Office Equipment Motion Control | Embedded Communication Gateways |
Use Scenario: Precision paper feed and scanner carriage positioning in multifunction printers. IC Role / Device Role / Timing Role: Real-time motion sequencer using Timer A event counters and intelligent I/O for stepper/servo drive signals. Use Value: Hardware encoder input (2-phase x4) and 16-channel output compare enable sub-millisecond position feedback and microstepping waveform generation. | Use Scenario: Protocol translation gateway between CAN-based automotive subsystems and RS-485 industrial networks. IC Role / Device Role / Timing Role: Dual-interface bridge MCU running CAN-to-UART protocol stack with CRC-CCITT checksum offload. Use Value: Dedicated CRC hardware reduces CPU load by >30% during high-throughput CAN frame validation and retransmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP | RX66T 32-bit core; 120 MHz max; 512 KB flash; no native CAN 2.0B (requires external transceiver + software stack) | Higher performance for complex motion algorithms; lacks integrated CAN message RAM and filtering | Select when needing >100 MHz deterministic execution but willing to add external CAN PHY and manage protocol stack |
| MB9BF516RPMC | FM4 32-bit ARM Cortex-M4F; 144 MHz; 512 KB flash; dual CAN 2.0B with 64-slot buffers | Superior floating-point throughput and larger CAN buffer depth for multi-node diagnostics | Select for new designs requiring ARM ecosystem compatibility and higher CAN bandwidth, accepting larger footprint and cost premium |
Compared with R5F566TEADFP and MB9BF516RPMC, the M30873FHAGP#U3 delivers optimized cost-performance for CAN-based industrial drives where deterministic 24–32 MHz real-time response, integrated dead-time control, and compact 100-pin LQFP are prioritized over raw clock speed or ARM toolchain alignment.
Availability
M30873FHAGP#U3 is available at Aetrix Electronics and suitable for industrial motor drives, factory automation controllers, and office equipment motion control requiring stable component supply across long-lifecycle production programs.
Supply support for M30873FHAGP#U3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The M32C/87A group - including M30873FHAGP#U3 - was designed for cost-sensitive, real-time embedded control in motor drives, PLCs, and office automation, emphasizing integrated peripherals, CAN 2.0B compliance, and extended temperature reliability.
FAQ
What is the maximum operating frequency of the M30873FHAGP#U3 and under what voltage conditions?
The M30873FHAGP#U3 operates at up to 32 MHz when supplied with VCC1 = 4.2 V to 5.5 V, and at up to 24 MHz across VCC1 = 3.0 V to 5.5 V. These ratings are specified in the official Renesas REJ03B0127-0151 datasheet, and the M30873FHAGP#U3 must be configured with appropriate PLL settings and clock dividers to meet timing requirements at each voltage range.
Does the M30873FHAGP#U3 include an integrated CAN controller, and how many channels does it support?
Yes, the M30873FHAGP#U3 includes one CAN 2.0B-compliant controller (M32C/87A variant), supporting 16 message slots per channel. Unlike the M32C/87 (dual CAN) or M32C/87B (no CAN), the M30873FHAGP#U3 provides exactly one CAN channel - confirmed in Table 1.5 and Figure 1.1 of the Renesas datasheet - making it suitable for single-bus industrial networks.
What package type and pin count does the M30873FHAGP#U3 use, and is it RoHS compliant?
The M30873FHAGP#U3 uses a 100-pin LQFP package (PLQP0100KB-A), 14 mm × 14 mm body with 0.5 mm pitch. Per Renesas documentation and environmental notices in REJ03B0127-0151, the M30873FHAGP#U3 complies with EU RoHS Directive requirements, and lead-free assembly is supported. The "#U3" suffix denotes tape-and-reel packaging with moisture sensitivity level (MSL) 3.
How many analog-to-digital converter (ADC) channels are available on the M30873FHAGP#U3, and what is their resolution?
The M30873FHAGP#U3 features a 10-bit successive-approximation ADC with 26 input channels in single-chip mode (reduced to 10 channels in memory expansion or microprocessor modes). All channels include sample-and-hold functionality, and conversion time is ≤1.5 μs - verified in Tables 1.3 and 1.4 of the Renesas datasheet for the 100-pin M32C/87A configuration.
What debug and programming interfaces are supported by the M30873FHAGP#U3?
The M30873FHAGP#U3 supports on-chip debug via the dedicated debug interface (using pins P6_0–P6_3 and RESET), enabling full JTAG-style breakpoints, register inspection, and flash reprogramming in-system. It also supports ROM code protection and ID code verification to prevent unauthorized access - all documented in Section 1.1.2 and Table 1.4 of the Renesas REJ03B0127-0151 specification for M32C/87A devices.
M30873FHAGP#U3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- M16C™ M32C/80/87
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- M32C/80
- Core Size:
- 16/32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IEBus, IrDA, SIO, UART/USART
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 85
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 26x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M30873FHAGP#U3 FAQ
1.How can I place an order for M30873FHAGP#U3 through Aetrix?
Please submit a Request for Quotation (RFQ) for M30873FHAGP#U3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M30873FHAGP#U3 reliable?
The price and inventory of M30873FHAGP#U3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M30873FHAGP#U3 is usually 5 days.
3.What payment methods are accepted for M30873FHAGP#U3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M30873FHAGP#U3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M30873FHAGP#U3?
M30873FHAGP#U3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M30873FHAGP#U3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M30873FHAGP#U3?
For technical support, including M30873FHAGP#U3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M30873FHAGP#U3 requirements.
6.How does Aetrix verify that M30873FHAGP#U3 is sourced from the original manufacturer or authorized distributors?
All M30873FHAGP#U3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M30873FHAGP#U3 meets industry standards.
7.What is the process for return or replacement of M30873FHAGP#U3?
All M30873FHAGP#U3 units undergo pre-shipment inspection (PSI). If there is an issue with M30873FHAGP#U3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M30873FHAGP#U3 part is unused and in its original packaging.
Return procedure for M30873FHAGP#U3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M30873FHAGP#U3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

