Renesas M3087BFLGP#U5
- Part No.:
- M3087BFLGP#U5
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
M3087BFLGP#U5.pdf
- Description:
- IC MCU 16/32BIT 1MB FLSH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,933
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M3087BFLGP#U5 from Renesas Electronics is a 144-pin LQFP flash-based 16-bit MCU in the M32C/87 Group, featuring the M32C/80 CPU core, 1 MB + 4 KB data flash, 48 KB RAM, dual CAN 2.0B modules, and operation up to 32 MHz at 4.2–5.5 V. It targets industrial motor control, office automation, and communication equipment requiring integrated timing, PWM, and serial interfaces.
For engineers reviewing the M3087BFLGP#U5 datasheet, M3087BFLGP#U5 pinout, M3087BFLGP#U5 application, or M3087BFLGP#U5 equivalent, key selection criteria include its 144-pin PLQP0144KA-A package, dual-CAN capability, 34-channel 10-bit ADC, on-chip dead-time timer for 3-phase inverter control, and support for wait/stop low-power modes.
Technical Context
The M3087BFLGP#U5 implements the M32C/80 core with 16×16→32-bit multiplier and 16×16+48→48-bit multiply-add instructions, enabling efficient real-time control. Its external bus supports 16-Mbyte address space with configurable wait states, separate/multiplexed bus formats, and 8-/16-bit data width-critical for memory expansion in embedded systems.
It integrates two independent CAN 2.0B controllers (16-slot × 2 channels), five UARTs with IrDA/GCI/IEBus options, six 16-bit timers (Timer A/B) supporting PWM, encoder input, and 3-phase motor control using dedicated hardware logic across Timer A1/A2/A4 and Timer B2, plus an on-chip dead-time timer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M32C/80 with 108 basic instructions; enables compact code and deterministic execution for real-time control loops. |
| Max Clock Frequency | 32 MHz at VCC1 = 4.2–5.5 V; delivers 31.3 ns minimum instruction cycle time for high-speed servo or power conversion tasks. |
| Memory | 1 MB + 4 KB data flash + 48 KB RAM; supports field firmware updates and runtime parameter storage without external EEPROM. |
| ADC | 10-bit resolution × 34 channels (single-chip mode); provides simultaneous sampling for multi-sensor feedback in motor drives or power supplies. |
| CAN Interface | Two independent CAN 2.0B channels (16 slots each); enables dual-bus automotive diagnostics or industrial network redundancy. |
| Power Modes | Wait mode (45 μA @ 1 MHz) and stop mode (0.8 μA); extends battery life in portable or energy-sensitive applications. |
| Operating Temp | -20°C to +85°C; qualified for commercial/industrial environments including office equipment and factory automation. |
Pinout & Package
Package: 144-pin LQFP (PLQP0144KA-A, 20 mm × 20 mm, 0.5 mm pitch).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P8_2 / INT0 / CAN0OUT | CAN Channel 0 Transmit Output | Drives differential CANH signal via external transceiver; requires 120-Ω termination on bus segment. |
| P8_3 / INT1 / CAN0IN | CAN Channel 0 Receive Input | Accepts differential CANL signal; internal comparator and filtering enable robust noise immunity per ISO 11898. |
| P9_5 / CAN1IN / CLK4 | CAN Channel 1 Receive Input | Dedicated input for second CAN bus; allows concurrent communication with separate protocol stacks or physical layers. |
| P9_6 / CAN1OUT / TXD4 | CAN Channel 1 Transmit Output | Shared pin with UART4 TX; configured via peripheral enable registers-prevents functional conflict during initialization. |
| P14_0–P14_3 / INPC1_x | CAN1 Input Capture Channels | Four dedicated inputs for edge-triggered timestamping of CAN message arbitration fields or error flags. |
Key Features
| Feature | Design Value |
|---|---|
| 3-Phase Motor Control Hardware | Integrated logic across Timer A1/A2/A4 and Timer B2 generates complementary PWM with programmable dead time-eliminates external gate drivers in inverter designs. |
| Dual CAN 2.0B Controllers | Independent 16-slot message buffers per channel support concurrent transmission/reception without CPU intervention-reduces latency in safety-critical networks. |
| Intelligent I/O with 16-Channel Waveform Generation | Hardware output compare units generate precise PWM, stepper control signals, or encoder emulation-offloads timing-critical tasks from CPU. |
| On-Chip Debug & Flash Reprogram | Full JTAG interface and in-system programming enable field firmware updates and real-time debugging without removing the device from PCB. |
| CRC-CCITT Calculation Circuit | Hardware-accelerated CRC generation (X16 + X12 + X5 + 1) ensures data integrity in UART/CAN message payloads and flash sector verification. |
Applications
| Industrial Motor Drives | Office Automation Equipment |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC or induction motors in HVAC blowers or CNC spindles. IC Role / Device Role / Timing Role: Primary motion controller executing FOC algorithms, generating gated PWM, monitoring current/voltage sensors via ADC, and managing CAN-based commissioning. Use Value: On-chip dead-time timer and 3-phase inverter logic reduce external component count by ≥4 gate drivers and associated isolation circuitry. | Use Scenario: Real-time coordination of paper feed, scanning, and print engine subsystems in multifunction printers. IC Role / Device Role / Timing Role: Central system controller managing USB host, parallel printer interface, and multiple stepper motor drivers via intelligent I/O waveform generation. Use Value: 16-channel output compare and 34-channel ADC enable synchronized actuator control and sensor fusion without external timing ICs. |
| Automotive Diagnostic Tools | Industrial Communication Gateways |
Use Scenario: Handheld OBD-II scanners interfacing with vehicle ECUs via high-speed CAN. IC Role / Device Role / Timing Role: Dual-CAN interface processor routing UDS/ISO-14229 requests between diagnostic port and multiple vehicle buses. Use Value: Independent 16-slot buffers per CAN channel allow concurrent handling of multiple diagnostic sessions without packet loss or CPU polling overhead. | Use Scenario: Protocol translation between Modbus RTU (RS-485) and CANopen networks in factory floor PLCs. IC Role / Device Role / Timing Role: Bridge controller running dual UARTs (for RS-485) and dual CAN peripherals with hardware CRC for message validation. Use Value: Integrated UART/CAN/I²C interfaces and CRC engine eliminate need for discrete protocol ASICs or FPGA glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP | 32-bit RX66T core, 120 MHz, 512 KB flash, single CAN FD channel, no on-chip dead-time timer | Higher performance for complex FOC; lacks integrated 3-phase gate drive logic-requires external dead-time IC | Select when migrating to CAN FD or needing >32 MHz deterministic processing; verify external gate driver compatibility. |
| M30879FLGP | Same M32C/87 family, 100-pin LQFP, 1 MB + 4 KB flash, 48 KB RAM, but only 26 ADC channels and no CAN modules | Cost-optimized for non-automotive applications where CAN is unnecessary and board space is constrained | Choose for space-constrained consumer devices lacking network requirements-confirm pin compatibility with existing 100-pin footprint. |
Compared with R5F566TEADFP and M30879FLGP, the M3087BFLGP#U5 uniquely combines dual CAN 2.0B, on-chip 3-phase dead-time control, and 144-pin I/O scalability-making it optimal for legacy industrial drives and diagnostic tools where CAN 2.0B interoperability and hardware motor timing are mandatory.
Availability
M3087BFLGP#U5 is available at Aetrix Electronics and suitable for industrial motor drives, office automation equipment, and automotive diagnostic tools requiring stable component supply and long-term lifecycle support.
Supply support for M3087BFLGP#U5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and connectivity solutions for automotive, industrial, and IoT markets.
The M32C/87 Group was designed for cost-sensitive, high-reliability embedded control applications-including motor drives, office equipment, and industrial communication nodes-where integrated peripherals and flash reprogrammability reduce system complexity.
FAQ
What is the maximum operating frequency and supply voltage range for the M3087BFLGP#U5?
The M3087BFLGP#U5 operates at up to 32 MHz with VCC1 = 4.2 V to 5.5 V, delivering a 31.3 ns minimum instruction cycle time. At lower frequencies (24 MHz), it supports VCC1 = 3.0 V to 5.5 V, enabling flexible power design across 3.3 V and 5 V systems. The M3087BFLGP#U5 also specifies VCC2 = 3.0 V to VCC1, ensuring stable I/O and internal logic operation across the full supply range.
Does the M3087BFLGP#U5 support CAN FD or only classical CAN 2.0B?
The M3087BFLGP#U5 supports only CAN 2.0B (ISO 11898-1:2003), with two independent controllers each implementing 16 message slots and full protocol handling. It does not support CAN FD features such as flexible data-rate or extended payload length. For CAN FD migration, engineers should evaluate Renesas' RX66T or RA6T2 families, as the M3087BFLGP#U5's CAN peripheral is fixed to classical CAN timing and frame structure.
How many ADC channels are accessible in the M3087BFLGP#U5, and what is their resolution?
The M3087BFLGP#U5 provides 34 channels of 10-bit successive-approximation ADC in single-chip mode, with sample-and-hold functionality. This configuration is enabled in the default operating mode and matches the 144-pin package's full analog input allocation. The M3087BFLGP#U5's ADC supports simultaneous sampling triggers from timers or external events-critical for multi-axis current sensing in motor control applications.
What debug and programming interfaces does the M3087BFLGP#U5 include?
The M3087BFLGP#U5 integrates full on-chip debug (OCD) via JTAG interface, supporting real-time breakpoints, register inspection, and flash memory programming without external emulators. It also enables in-system programming (ISP) through its built-in bootloader, allowing firmware updates over UART or CAN after deployment. These capabilities are native to the M3087BFLGP#U5 silicon and require no additional debug hardware beyond standard JTAG adapters.
Is the M3087BFLGP#U5 pin-compatible with other members of the M32C/87 Group?
Yes-the M3087BFLGP#U5 uses the PLQP0144KA-A (144-pin LQFP) package shared across all 144-pin M32C/87 variants (e.g., M30878FJGP, M30875FHGP). Pin functions are identical within the same package type, though peripheral enablement (e.g., CAN modules) differs by part number. The M3087BFLGP#U5's pinout matches Table 1.8 and Figure 1.3 in the official Renesas documentation, confirming mechanical and electrical compatibility with drop-in replacement of other 144-pin M32C/87 flash variants.
M3087BFLGP#U5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- M16C™ M32C/80/87
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- M32C/80
- Core Size:
- 16/32-Bit
- Speed:
- 32MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IEBus, IrDA, SIO, UART/USART
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 121
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 34x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
M3087BFLGP#U5 FAQ
1.How can I place an order for M3087BFLGP#U5 through Aetrix?
Please submit a Request for Quotation (RFQ) for M3087BFLGP#U5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M3087BFLGP#U5 reliable?
The price and inventory of M3087BFLGP#U5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M3087BFLGP#U5 is usually 5 days.
3.What payment methods are accepted for M3087BFLGP#U5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M3087BFLGP#U5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M3087BFLGP#U5?
M3087BFLGP#U5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M3087BFLGP#U5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M3087BFLGP#U5?
For technical support, including M3087BFLGP#U5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M3087BFLGP#U5 requirements.
6.How does Aetrix verify that M3087BFLGP#U5 is sourced from the original manufacturer or authorized distributors?
All M3087BFLGP#U5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M3087BFLGP#U5 meets industry standards.
7.What is the process for return or replacement of M3087BFLGP#U5?
All M3087BFLGP#U5 units undergo pre-shipment inspection (PSI). If there is an issue with M3087BFLGP#U5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M3087BFLGP#U5 part is unused and in its original packaging.
Return procedure for M3087BFLGP#U5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M3087BFLGP#U5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

