Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

Texas Instruments M38510/31402B2A

Name: M38510/31402B2A
Brand: Texas Instruments
SKU: M38510/31402B2A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M38510/31402B2A

Manufacturer:: Texas Instruments

Category:: Multivibrators

Package:: 20-CLCC

Datasheet:: M38510/31402B2A.pdf

Description:: DUAL MONOSTABLE MULTIVIBRATORS W

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,680

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M38510/31402B2A from Texas Instruments is a dual monostable multivibrator (one-shot) designed for precision timing in military-grade systems, featuring two independent TTL-compatible channels with Schmitt-trigger B inputs, overriding clear functionality, and jitter-free pulse generation over −55°C to 125°C. It delivers maximum output pulse lengths of 21 ns (SN54221 variant), supports external timing components (R_ext = 1.4 kΩ–30 kΩ, C_ext = 0–1000 µF), and is used in radar trigger synchronization and missile guidance timing circuits.

For engineers reviewing the M38510/31402B2A datasheet, M38510/31402B2A pinout, M38510/31402B2A application, or M38510/31402B2A equivalent, this page provides verified electrical characteristics, LCCC-20 package terminal mapping, MIL-PRF-38535 Class B qualified performance data, and direct alternatives for high-reliability analog-timing design.

Technical Context

The M38510/31402B2A implements two identical monostable multivibrators, each with dual triggering inputs (negative-edge A and positive-edge B), internal latching, and an overriding asynchronous clear (CLR). Its Schmitt-trigger B input enables jitter-free operation with input transition rates as slow as 1 V/s and noise immunity of 1.2 V typical.

Output pulse width is defined by t_w ≈ 0.7 × R_ext × C_ext, stable across supply voltage (4.5–5.5 V) and temperature (−55°C to 125°C), with device-to-device pulse-width variation < ±0.5% under matched external components. The LCCC-20 package supports hermetic sealing and high thermal reliability for aerospace deployment.

Key Specifications

Parameter	Value and Actual Design Meaning
Function	Dual monostable multivibrator (one-shot) with independent A/B trigger inputs and overriding CLR
Max Output Pulse Length	21 ns at V_CC = 5 V, T_A = 25°C - defines minimum resolvable timing interval in pulse-shaping applications
Timing Range (R_ext)	1.4 kΩ to 30 kΩ - sets programmable pulse width from 35 ns to >6.5 ms with standard capacitors
Timing Range (C_ext)	0 pF to 1000 µF - enables DC-triggered reset (C_ext = 0) or long-duration timing without external RC drift compensation
Input Threshold (B)	V_T+ = 1.55–2.0 V, V_T− = 0.8–1.35 V - Schmitt hysteresis ensures noise-immune triggering on slow-rising signals
Operating Temperature	−55°C to 125°C - qualified per MIL-PRF-38535 Class B for extended-life mission-critical avionics
Supply Voltage	4.5 V to 5.5 V - compatible with legacy 5 V TTL logic rails and immune to ±0.5 V ripple

Pinout & Package

LCCC-20 (FK) ceramic package: 8.89 mm × 8.89 mm, 1.27 mm pitch, leadless, hermetically sealed, suitable for high-vibration and radiation-hardened environments.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 8, 13, 14, 15, 16, 17, 18, 19, 20	No internal connection (NC)	Unused terminals; must remain unconnected per TI design - no tie-to-rail or grounding required
9	V_CC	Positive supply input (4.5–5.5 V); decoupling capacitor required within 1 cm for stable switching
10	GND	Ground reference; shared return for both monostables and timing networks
11	1A	Negative-transition-triggered input for Channel 1 - initiates pulse on falling edge
12	1B	Positive-transition-triggered Schmitt input for Channel 1 - enables noise-immune rising-edge trigger

Key Features

Feature	Design Value
Dual independent monostables	Enables synchronized or staggered timing events in single-package footprint - reduces board area vs discrete solutions
Overriding asynchronous clear (CLR)	Terminates active output pulses immediately regardless of A/B state - critical for fail-safe system reset
Jitter-free operation over full temp/V_CC	Maintains ≤±0.5% pulse-width stability across −55°C to 125°C and 4.5–5.5 V - eliminates recalibration in field-deployed units
Two-input trigger architecture	A (falling) and B (rising) inputs allow flexible event conditioning - e.g., B enables only after A asserts, preventing false triggers
DC-triggered reset capability	With C_ext = 0 and R_ext = 2 kΩ, generates ~30 ns pulse - usable as clean synchronous reset signal without external RC network

Applications

Radar Pulse Timing	Missile Guidance Sequencing
Use Scenario: Synchronizing transmit/receive windows in pulsed Doppler radar systems with sub-100 ns timing resolution. IC Role / Device Role / Timing Role: Dual-channel one-shot generating precisely timed gate enable and blanking pulses aligned to RF burst edges. Use Value: Jitter-free pulse width stability (<±0.5%) ensures consistent range-gate placement across temperature extremes, reducing false target detection.	Use Scenario: Controlling stage separation sequencing and pyro-initiator firing in solid-fuel missile systems. IC Role / Device Role / Timing Role: Generating hardened, deterministic delay intervals between inertial measurement unit (IMU) validation and actuator command issuance. Use Value: MIL-PRF-38535 Class B qualification and −55°C to 125°C operation guarantee timing integrity during launch acceleration and upper-atmosphere flight.
Avionics Test Equipment	Secure Communication Modems
Use Scenario: Calibrating time-domain reflectometry (TDR) response in aircraft wiring harness testers. IC Role / Device Role / Timing Role: Producing repeatable, nanosecond-accurate stimulus pulses to characterize cable impedance discontinuities. Use Value: External R_ext/C_ext programmability allows precise adjustment of pulse width (35 ns–10 ms) without redesigning PCB layout.	Use Scenario: Enabling anti-jamming frequency-hopping timing in tactical HF/VHF radios. IC Role / Device Role / Timing Role: Providing deterministic hop-interval delays triggered by encrypted control signals via Schmitt B inputs. Use Value: 1.2 V typical noise immunity on B inputs prevents spurious hopping due to RF coupling in dense EMI environments.

Radar Pulse Timing

Missile Guidance Sequencing

Use Scenario: Synchronizing transmit/receive windows in pulsed Doppler radar systems with sub-100 ns timing resolution.

IC Role / Device Role / Timing Role: Dual-channel one-shot generating precisely timed gate enable and blanking pulses aligned to RF burst edges.

Use Value: Jitter-free pulse width stability (<±0.5%) ensures consistent range-gate placement across temperature extremes, reducing false target detection.

Use Scenario: Controlling stage separation sequencing and pyro-initiator firing in solid-fuel missile systems.

IC Role / Device Role / Timing Role: Generating hardened, deterministic delay intervals between inertial measurement unit (IMU) validation and actuator command issuance.

Use Value: MIL-PRF-38535 Class B qualification and −55°C to 125°C operation guarantee timing integrity during launch acceleration and upper-atmosphere flight.

Avionics Test Equipment

Secure Communication Modems

Use Scenario: Calibrating time-domain reflectometry (TDR) response in aircraft wiring harness testers.

IC Role / Device Role / Timing Role: Producing repeatable, nanosecond-accurate stimulus pulses to characterize cable impedance discontinuities.

Use Value: External R_ext/C_ext programmability allows precise adjustment of pulse width (35 ns–10 ms) without redesigning PCB layout.

Use Scenario: Enabling anti-jamming frequency-hopping timing in tactical HF/VHF radios.

IC Role / Device Role / Timing Role: Providing deterministic hop-interval delays triggered by encrypted control signals via Schmitt B inputs.

Use Value: 1.2 V typical noise immunity on B inputs prevents spurious hopping due to RF coupling in dense EMI environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual monostable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SNJ54221J	Same SN54221 core, CDIP-16 package (not LCCC); higher θ_JA (67°C/W vs 120°C/W for FK), non-hermetic	Suitable for lab prototypes or lower-vibration platforms where hermeticity is not mandated	Select when cost sensitivity outweighs radiation tolerance and long-term hermetic seal requirements
SNJ54LS221FK	LS-series variant: lower ICC (4.7–11 mA vs 26–50 mA), slower max pulse (49 ns), tighter V_T thresholds (V_T+ = 1.0–2.0 V)	Better suited for low-power battery-backed subsystems with relaxed speed requirements	Choose when power budget is constrained and 49 ns pulse length suffices for system timing margin

Compared with SNJ54221J and SNJ54LS221FK, M38510/31402B2A offers superior thermal resistance in hermetic LCCC packaging and higher drive capability for driving multiple TTL loads, making it optimal for high-reliability embedded timing where environmental robustness is non-negotiable.

Availability

M38510/31402B2A is available at Aetrix Electronics and suitable for radar pulse timing, missile guidance sequencing, and avionics test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for M38510/31402B2A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability components, with decades of heritage in military and aerospace IC development.

M38510/31402B2A belongs to TI's legacy SN54/74 family of TTL-compatible timing ICs, engineered specifically for defense and space applications demanding MIL-PRF-38535 qualification, hermetic packaging, and guaranteed parametric performance across extreme conditions.

FAQ

What is the operating temperature range certified for M38510/31402B2A?

M38510/31402B2A is fully qualified for operation from −55°C to 125°C per MIL-PRF-38535 Class B specifications. This range is validated across all electrical parameters including pulse width stability, propagation delay, and input threshold voltages - no derating required at temperature extremes.

Does M38510/31402B2A support DC-triggered reset functionality?

Yes, M38510/31402B2A supports DC-triggered reset: with C_ext = 0 and R_ext = 2 kΩ, it delivers a typical 30 ns output pulse. This feature is explicitly characterized in the SDLS213B datasheet and enables clean, narrow reset signals without external timing capacitors.

How does the Schmitt-trigger input on M38510/31402B2A improve noise immunity?

The B input of M38510/31402B2A incorporates Schmitt-trigger circuitry with 1.2 V typical hysteresis (V_T+ − V_T−), allowing reliable triggering from slowly rising inputs (≥1 V/s) and rejecting noise spikes below this threshold - critical in high-EMI avionics environments.

Is M38510/31402B2A pin-compatible with SN54123 or SN74123 devices?

No - M38510/31402B2A uses the LCCC-20 (FK) package with 20 pins, while SN54123/SN74123 use 16-pin CDIP or PDIP packages. Although functional behavior and logic-level compatibility match, physical pinout and package dimensions differ; PCB redesign is required for substitution.

What external timing components are recommended for achieving a 1 µs output pulse with M38510/31402B2A?

To achieve ~1 µs output pulse width, use R_ext = 10 kΩ and C_ext = 100 pF (t_w ≈ 0.7 × 10 kΩ × 100 pF = 700 ns) or R_ext = 14.3 kΩ and C_ext = 100 pF for nominal 1 µs. These values fall within the validated jitter-free range (R_ext: 1.4–30 kΩ; C_ext: 0–1000 µF) specified in the SDLS213B datasheet.

M38510/31402B2A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 54LS

Package/Case:: 20-CLCC

Packaging:: Tube

Product Status:: Active

Logic Type:: Monostable

Independent Circuits:: 2

Schmitt Trigger Input:: No

Propagation Delay:: 50 ns

Current - Output High, Low:: 4mA, 400µA

Voltage - Supply:: 4.5 V ~ 5.5 V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-LCCC (8.89x8.89)

M38510/31402B2A FAQ

1.How can I place an order for M38510/31402B2A through Aetrix?

Please submit a Request for Quotation (RFQ) for M38510/31402B2A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M38510/31402B2A reliable?

The price and inventory of M38510/31402B2A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M38510/31402B2A is usually 5 days.

3.What payment methods are accepted for M38510/31402B2A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M38510/31402B2A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M38510/31402B2A?

M38510/31402B2A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M38510/31402B2A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M38510/31402B2A?

For technical support, including M38510/31402B2A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M38510/31402B2A requirements.

6.How does Aetrix verify that M38510/31402B2A is sourced from the original manufacturer or authorized distributors?

All M38510/31402B2A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M38510/31402B2A meets industry standards.

7.What is the process for return or replacement of M38510/31402B2A?

All M38510/31402B2A units undergo pre-shipment inspection (PSI). If there is an issue with M38510/31402B2A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M38510/31402B2A part is unused and in its original packaging.

Return procedure for M38510/31402B2A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…