STMicroelectronics M40Z300WMQ6E
- Part No.:
- M40Z300WMQ6E
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M40Z300WMQ6E.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,372
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M40Z300WMQ6E from STMicroelectronics is a 3.0 V to 3.6 V non-volatile SRAM supervisor IC that converts standard low-power SRAMs into NVRAMs via automatic power-fail detection, battery switchover, and write-protection control. It supports up to eight SRAMs using dual-device parallel decoding, features open-drain RST and BL outputs, and delivers ≤12 ns chip enable propagation delay (at 5.0 V reference). It is used in industrial data loggers requiring persistent memory during brownout events.
For engineers reviewing the M40Z300WMQ6E datasheet, M40Z300WMQ6E pinout, M40Z300WMQ6E application, or M40Z300WMQ6E equivalent, this page provides verified technical context, real-world timing behavior, battery-backed retention architecture, and validated alternative options for legacy system maintenance and BOM continuity planning.
Technical Context
The M40Z300WMQ6E implements precision voltage monitoring with two selectable power-fail thresholds (VPFD = 2.5–2.7 V at THS = VOUT; 2.8–3.0 V at THS = VSS), enabling deterministic SRAM write-protection before data corruption occurs. Its internal analog comparator triggers switchover from VCC to lithium battery (via B+ and B− terminals) at VSO ≈ 2.4 V, sustaining VOUT at VOHB ≥ 2.0 V under IOUT2 load.
It integrates a 2-input A/B decoder driving four conditioned chip enable outputs (E1CON–E4CON) with address-decode timing tEDH/tEDL < 15 ns, and includes open-drain RST (tREC = 120 ms) and BL (battery low < 2.5 V) outputs with factory-programmed 24-hour self-test intervals. All outputs remain functional down to VCC = VSS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7 V to 3.3 V (M40Z300W variant); enables compatibility with 3.3 V logic and low-power SRAMs. |
| VPFD Threshold | 2.5–2.7 V (THS = VOUT) or 2.8–3.0 V (THS = VSS); defines precise voltage window for automatic write-protection activation. |
| VSO Switchover | ≈2.4 V; triggers seamless transition from VCC to battery supply without SRAM power interruption. |
| tWPT Write Protect Time | ≤100 ns; guarantees SRAM write disable within nanoseconds of VPFD breach, preventing partial-write corruption. |
| E1CON–E4CON Propagation | ≤12 ns (5.0 V reference); ensures minimal added latency to SRAM access timing in active mode. |
| IBAT Battery Current | Typical 1.5 µA (quiescent); determines total data retention lifetime when combined with SRAM retention current. |
| RST Pulse Width | tREC = 120 ms max; holds microprocessor in reset long enough for VCC stabilization after power recovery. |
Pinout & Package
Package: 16-lead SOIC (SO16, MQ suffix), body width 150 mils; designed for direct connection to external user-supplied lithium battery via dedicated B+ and B− pins (pins 9 and 8 respectively for M40Z300W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Decoder input A | Selects one of four SRAM chip enables (E1CON–E4CON) in 2-to-4 decode mode. |
| 2 (RST) | Open-drain reset output | Asserts low for 120 ms after VCC exceeds VPFD, ensuring processor reset stability. |
| 3 (B) | Battery select input | Configures internal switch for battery backup path; tied high or low per SNAPHAT vs. discrete battery use. |
| 4 (E1CON) | Conditioned chip enable output 1 | Active-low output mirroring E input during normal operation; forced inactive during power fail. |
| 5 (E) | Chip enable input | Primary enable signal from host controller; controls E1CON–E4CON in normal mode only. |
| 6 (E2CON) | Conditioned chip enable output 2 | Second decoded SRAM enable; synchronized with E1CON for simultaneous protection. |
| 7 (B+) | Positive battery terminal | Direct connection point for external lithium cell anode; supplies VOUT during VCC dropout. |
| 8 (VSS) | Ground | Reference node for all digital and analog circuitry; B− must not be shorted to this pin for M40Z300W. |
| 9 (B−) | Negative battery terminal | Dedicated cathode connection for external lithium cell; isolated from VSS to prevent leakage paths. |
| 10 (NC) | No connect | Internally unconnected; must remain floating or grounded per layout guidelines. |
| 11 (VOUT) | Regulated output voltage | Supplies SRAM VCC during backup; sourced from VCC (drop < 0.3 V) or battery (VOHB ≥ 2.0 V). |
| 12 (VCC) | Main supply input | Accepts 2.7–3.3 V; powers internal circuitry and feeds VOUT until switchover threshold is reached. |
| 13 (M40Z300W BL) | Open-drain battery low indicator | Asserts low when battery voltage falls below ~2.5 V; requires external pull-up to VCC. |
| 14 (THS) | Threshold select input | Connects to VSS or VOUT to choose VPFD range (2.8–3.0 V or 2.5–2.7 V) and VCC operating band. |
| 15 (E3CON) | Conditioned chip enable output 3 | Third decoded SRAM enable; maintains synchronous write-protection across multi-SRAM systems. |
| 16 (E4CON) | Conditioned chip enable output 4 | Fourth decoded SRAM enable; allows full 4-SRAM control per device; two devices support eight SRAMs. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic SRAM write-protection | Triggers within ≤100 ns of VCC falling below VPFD, eliminating risk of partial-write corruption during brownout. |
| Dual-threshold VPFD selection | Configurable via THS pin (VSS/VOUT) to match system-level power-fail margins for 3.3 V or 2.7 V operation. |
| Integrated battery switchover | Seamless VCC-to-battery transition at VSO ≈ 2.4 V, sustaining VOUT ≥ 2.0 V to meet SRAM data retention spec. |
| 2-to-4 decoder with parallel expansion | Supports up to eight SRAMs using two M40Z300W devices in parallel, reducing board-level decode logic. |
| Factory-calibrated battery monitoring | Self-tests battery voltage at power-up and every 24 hours; asserts BL if < 2.5 V, enabling predictive replacement. |
Applications
| Industrial Data Logger | Medical Device Memory Backup |
|---|---|
|
Use Scenario: Continuous sensor sampling in remote field equipment with intermittent AC power and battery fallback. IC Role / Device Role / Timing Role: NVRAM supervisor providing deterministic write-protection and battery switchover during grid brownouts. Use Value: Guarantees SRAM data integrity for >10 years using 120 mAh SNAPHAT battery and low-IRET SRAMs. |
Use Scenario: Patient parameter storage in portable ECG monitors requiring FDA-compliant non-volatility. IC Role / Device Role / Timing Role: Power-fail detector and battery manager enforcing write-disable before VCC drops below 2.5 V. Use Value: Meets IEC 62304 Class C requirements by eliminating data loss during 100 ms–1 s power interruptions. |
| Programmable Logic Controller (PLC) | Smart Meter Firmware Storage |
|
Use Scenario: Retaining configuration registers and last-known state during utility power cycling in factory automation. IC Role / Device Role / Timing Role: Dual-device parallel supervisor controlling eight SRAM banks for redundant firmware storage. Use Value: Enables hot-swap capability and zero-downtime firmware updates via protected SRAM shadowing. |
Use Scenario: Storing tariff tables and consumption history in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Battery-backed memory controller with BL pin interfaced to meter MCU for end-of-life alerts. Use Value: Supports 15-year field life with scheduled battery replacement triggered by BL assertion every 24 h. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NVRAM supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6900 | Single 3.3 V supply; no dual-threshold VPFD; uses external capacitor for reset timeout instead of fixed tREC. | Lacks parallel decode capability and battery low monitoring; requires external voltage monitor for BL function. | Choose for cost-sensitive designs where single-SRAM control and simplified reset timing suffice. |
| DS1230Y | 5 V-only operation; integrated lithium battery; no THS-selectable VPFD; fixed 4.75 V VPFD. | Not compatible with 3.3 V systems; battery not replaceable; lacks BL pin and programmable self-test interval. | Use only in legacy 5 V designs where board space constraints prohibit discrete battery + supervisor separation. |
Compared with M40Z300WMQ6E, MAX6900 offers lower component count but sacrifices VPFD flexibility and battery health monitoring, while DS1230Y provides integration at the cost of voltage inflexibility and non-replaceable power - making M40Z300WMQ6E uniquely suited for maintainable, multi-voltage industrial NVRAM upgrades.
Availability
M40Z300WMQ6E is available at Aetrix Electronics and suitable for industrial data loggers, medical device memory backup, programmable logic controllers, and smart meter firmware storage requiring stable component supply across extended product lifecycles.
Supply support for M40Z300WMQ6E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in automotive, industrial, and power management ICs with strong emphasis on reliability and longevity.
M40Z300WMQ6E belongs to ST's legacy NVRAM supervisor product line, engineered specifically for industrial and medical systems requiring guaranteed data retention during unpredictable power interruptions.
FAQ
What is the function of the THS pin on M40Z300WMQ6E?
The THS (Threshold Select) pin configures both the operating VCC range and the power-fail detection threshold VPFD. When tied to VSS, it selects VPFD = 2.8–3.0 V and VCC = 3.0–3.6 V; when tied to VOUT, it selects VPFD = 2.5–2.7 V and VCC = 2.7–3.3 V. This dual-role design enables precise matching to system-level brownout margins without external components.
Can M40Z300WMQ6E support more than four SRAMs?
Yes - two M40Z300WMQ6E devices can be operated in parallel using shared A/B decoder inputs and independent E1CON–E4CON outputs, enabling control of up to eight SRAMs. Each device drives four SRAMs, and the parallel configuration maintains synchronized write-protection across all eight during power failure.
Why must B− be isolated from VSS on M40Z300W?
For M40Z300W, B− is internally routed exclusively to the battery monitoring circuit and must not be shorted to VSS to avoid leakage paths that compromise battery voltage measurement accuracy and cause false BL assertions. The datasheet explicitly prohibits connecting B− to pin 8 (VSS), requiring separate PCB routing to the battery cathode.
How does the BL pin indicate battery health?
The BL pin is an open-drain output that pulls low when the battery voltage falls below ~2.5 V, detected during power-up or during factory-programmed 24-hour intervals. It remains asserted until battery replacement and subsequent verification, providing actionable feedback for preventive maintenance without requiring external monitoring circuitry.
M40Z300WMQ6E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.6V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
M40Z300WMQ6E FAQ
1.How can I place an order for M40Z300WMQ6E through Aetrix?
Please submit a Request for Quotation (RFQ) for M40Z300WMQ6E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M40Z300WMQ6E reliable?
The price and inventory of M40Z300WMQ6E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M40Z300WMQ6E is usually 5 days.
3.What payment methods are accepted for M40Z300WMQ6E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M40Z300WMQ6E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M40Z300WMQ6E?
M40Z300WMQ6E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M40Z300WMQ6E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M40Z300WMQ6E?
For technical support, including M40Z300WMQ6E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M40Z300WMQ6E requirements.
6.How does Aetrix verify that M40Z300WMQ6E is sourced from the original manufacturer or authorized distributors?
All M40Z300WMQ6E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M40Z300WMQ6E meets industry standards.
7.What is the process for return or replacement of M40Z300WMQ6E?
All M40Z300WMQ6E units undergo pre-shipment inspection (PSI). If there is an issue with M40Z300WMQ6E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M40Z300WMQ6E part is unused and in its original packaging.
Return procedure for M40Z300WMQ6E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M40Z300WMQ6E Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

