STMicroelectronics M48T86MH1E
- Part No.:
- M48T86MH1E
- Manufacturer:
- STMicroelectronics
- Category:
- Real Time Clocks
- Package:
- 28-SOP (0.350", 8.89mm Width) with SNAPHAT Sockets
- Datasheet:
-
M48T86MH1E.pdf
- Description:
- IC RTC CLK/CALENDAR PAR 28SOH
- Quantity:
- Payment:

- Shipping:

Inventory:3,739
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M48T86MH1E from STMicroelectronics is a 5.0 V real-time clock (RTC) with integrated lithium battery and 32.768 kHz crystal in a self-contained SOH28 SNAPHAT® package. It provides non-volatile timekeeping (seconds to years with leap-year compensation), 114 bytes of battery-backed RAM, three software-maskable interrupts (alarm, periodic, update-ended), and programmable square-wave output up to 500 ms period - deployed in legacy PC motherboards and industrial control panels for time-stamped logging.
For engineers reviewing the M48T86MH1E datasheet, M48T86MH1E pinout, M48T86MH1E application, or M48T86MH1E equivalent, key selection criteria include Intel/Motorola bus timing selectability, VCC power-fail protection threshold (VPFD), IRQ open-drain drive capability, SQW frequency programmability via Register A, and SNAPHAT® top-mount mechanical compatibility with surface-mount reflow processes.
Technical Context
The M48T86MH1E implements a binary-coded decimal (BCD) real-time clock with automatic leap-year compensation across a 100-year range, driven by an internal 32.768 kHz quartz oscillator tested to ±23 ppm at 25°C (±1 minute/month accuracy). Its dual-bus interface supports Intel-style (AS/DS strobes) and Motorola-style (MOT-selectable) timing protocols, enabling drop-in replacement in legacy x86 systems.
Interrupt logic is fully register-controlled: Register B enables/disables alarm (AIE), periodic (PIE), and update-ended (UIE) interrupts; Register C flags (AF/PF/UF/IRQF) are cleared only on Register C read or RST assertion. The IRQ output is open-drain and requires external pull-up; SQW output is disabled when VCC falls below VPFD and is controlled by SQWE bit (Register B, bit 3).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 5.0 V nominal; device automatically deselects when VCC drops below VPFD to preserve RAM and clock integrity |
| Time Accuracy | ±23 ppm at 25°C (≈ ±1 minute/month); guaranteed over full industrial temperature range |
| RAM Capacity | 128 bytes total: 14 bytes clock/control registers + 114 bytes general-purpose non-volatile RAM |
| Interrupt Types | Three independent, software-maskable interrupts: alarm (once/sec to once/day), periodic (122 µs–500 ms), update-ended |
| Square Wave Output | 13 selectable frequencies (32.768 kHz down to 1 Hz); enabled/disabled via SQWE bit in Register B |
| Bus Interface | Multiplexed AD0–AD7 address/data bus; Intel/Motorola timing selectable via MOT pin (VCC = Motorola, VSS = Intel) |
| Package Type | SOH28 - 28-pin plastic SOIC with gold-plated sockets for top-mounted SNAPHAT® battery/crystal module (M4T28-BR12SH) |
Pinout & Package
SOH28 package: 28-pin plastic small-outline IC with dual-row gold-plated sockets for mating with SNAPHAT® top housing containing battery and crystal. Mechanical outline per ST document Table 16 (page 30); SNAPHAT® insertion is keyed to prevent reverse mounting and occurs post-reflow to avoid thermal damage.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD0–AD7 | Multiplexed address/data bus | Shares physical lines for address latching (on AS fall) and data transfer (on DS/R/W edges); no access slowdown due to internal timing alignment |
| E | Chip enable input | Active-low; must be asserted for any bus cycle; addresses latch even if E is inactive, but no data transfer occurs |
| R/W | Read/write control | High = read, low = write; controls direction of AD0–AD7 and timing of data sampling/strobing |
| AS | Address strobe input | Falling edge latches address from AD0–AD7 into internal address register; initiates bus cycle phase 1 |
| DS | Data strobe input (READ) | Falling edge enables data output during read; functions as memory-style output enable (OE) |
| IRQ | Interrupt request output | Open-drain; sinks current when interrupt condition is active and enabled; high-impedance after Register C read or RST |
| SQW | Square wave output | Programmable frequency source; disabled under power-fail (VCC < VPFD); requires external pull-up |
| MOT | Bus mode select | Connect to VCC for Motorola timing, VSS for Intel timing; internal 20 kΩ pull-down ensures Intel default if floating |
| RST | Reset input | Active-low; clears all interrupt enable/flag bits, disables SQW, and blocks access until released |
| RCL | RAM clear input | Held low ≥100 ms with oscillator running clears 114 RAM bytes to 0xFF; no effect on clock registers or battery load |
Key Features
| Feature | Design Value |
|---|---|
| Integrated power solution | Self-contained SOH28 package with sockets for SNAPHAT® top (M4T28-BR12SH) - enables post-reflow battery/crystal installation, eliminating thermal stress |
| Leap-year compensated calendar | Full BCD timekeeping (sec/min/hr/day/date/month/year) with automatic 4-year cycle correction; valid across 100-year range |
| Dual-bus timing compatibility | Single hardware pin (MOT) selects Intel (default) or Motorola timing - eliminates board redesign for legacy platform migration |
| Power-fail data protection | Automatic chip deselection below VPFD; 200 ms power-up delay ensures stable VCC before register access - prevents corruption during brownout |
| Triple interrupt architecture | Independent alarm, periodic, and update-ended interrupts with separate enable/flag bits - enables precise time-triggered system events without polling |
Applications
| PC Motherboard Timekeeping | Industrial Data Logger |
|---|---|
Use Scenario: Maintaining accurate system time and date across cold boots and AC power loss in x86-based desktop/server motherboards. IC Role / Device Role / Timing Role: Primary RTC subsystem providing BIOS-accessible time-of-day, calendar, and CMOS NVRAM storage. Use Value: 10-year data retention without external backup; pin/function compatibility with DS12887/bq3285 simplifies legacy design refresh. | Use Scenario: Timestamping sensor readings (temperature, pressure, voltage) in unattended field-deployed monitoring units. IC Role / Device Role / Timing Role: Standalone time source synchronizing ADC sampling intervals and embedding timestamps in non-volatile RAM buffers. Use Value: Battery-backed 114-byte RAM stores timestamped logs; periodic interrupt (122 µs–500 ms) triggers deterministic sampling windows. |
| POS Terminal Clock Backup | Medical Device Event Log |
Use Scenario: Preserving transaction timestamps and audit trails during brief power interruptions in retail point-of-sale terminals. IC Role / Device Role / Timing Role: Fail-safe timekeeper ensuring chronological integrity of sales records and firmware update logs. Use Value: Alarm interrupt wakes host MCU on scheduled maintenance windows; IRQ open-drain output interfaces directly with 3.3 V/5 V logic. | Use Scenario: Recording critical event timestamps (e.g., defibrillation pulse, alarm activation) in Class II medical equipment with regulatory traceability requirements. IC Role / Device Role / Timing Role: Certified time source for IEC 62304-compliant event logging; update-ended interrupt signals completion of second boundary roll-over. Use Value: VCC brownout protection (VPFD) guarantees timestamp validity during mains dips; RoHS-compliant lead-free interconnect meets medical supply chain mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS12887AN+ | Pin-compatible 24-pin DIP; uses external battery/crystal; no SNAPHAT® top-mount option; higher VPFD threshold (4.25 V vs. 4.0 V) | Requires through-hole assembly and discrete battery holder; less suitable for SMT-dominant designs | Select for through-hole legacy boards where CAPHAT™ DIP footprint matches and external battery serviceability is preferred |
| bq3287 | 28-pin SOIC with integrated battery/crystal (no top-mount); different register map; lacks RCL pin; 3.3 V tolerant I/O | No SNAPHAT® modularity; incompatible reset/interrupt flag behavior; requires firmware adaptation | Select only when migrating to newer TI platform with 3.3 V I/O and accepting non-drop-in register changes |
Compared with DS12887AN+ and bq3287, the M48T86MH1E uniquely combines SOIC SMT compatibility with field-replaceable SNAPHAT® battery/crystal - preserving legacy register behavior while enabling modern assembly flow and long-term serviceability.
Availability
M48T86MH1E is available at Aetrix Electronics and suitable for PC motherboard timekeeping, industrial data loggers, POS terminal clock backup, and medical device event logging requiring stable component supply and long-lifecycle support.
Supply support for M48T86MH1E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and power devices for automotive, industrial, and consumer markets.
The M48T86 belongs to ST's legacy real-time clock product line, engineered specifically for backward-compatible PC and industrial timing applications requiring integrated battery-backed timekeeping and non-volatile RAM in standardized footprints.
FAQ
What is the function of the RCL pin on the M48T86MH1E?
The RCL (RAM Clear) pin clears all 114 bytes of general-purpose non-volatile RAM to 0xFF when held low for ≥100 ms while the oscillator is running. It does not affect clock registers, control bits, or battery load. This function is only active when VCC is applied and is used for secure RAM initialization without altering timekeeping state.
How does the M48T86MH1E handle power failure during operation?
When VCC drops below the power-fail deselect voltage (VPFD ≈ 4.0 V), the M48T86MH1E automatically disables bus access and enters battery-backup mode. The internal lithium cell maintains clock operation and RAM retention for up to 10 years. Upon power restoration, a 200 ms stabilization delay prevents register corruption until VCC is stable and a valid system reset can be issued.
Can the M48T86MH1E operate with both 3.3 V and 5.0 V host systems?
No - the M48T86MH1E is strictly a 5.0 V device. Its VCC specification is 4.5–5.5 V, and all I/O pins (AD0–AD7, IRQ, SQW, etc.) are designed for 5 V TTL/CMOS logic levels. Interfacing with 3.3 V systems requires level-shifting circuitry; it does not support mixed-voltage operation or 3.3 V tolerant inputs.
What is the purpose of the SNAPHAT® top housing, and is it included with M48T86MH1E?
The SNAPHAT® top housing (e.g., M4T28-BR12SH) contains the lithium battery and 32.768 kHz crystal and mounts onto the SOH28 package after PCB reflow. It is not included with M48T86MH1E - the SOIC and SNAPHAT® are ordered separately. This modular design prevents thermal damage to the battery/crystal during soldering and allows field replacement of the power source.
M48T86MH1E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 28-SOP (0.350", 8.89mm Width) with SNAPHAT Sockets
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, Leap Year, NVSRAM, Square Wave Output
- Memory Size:
- 114B
- Time Format:
- HH:MM:SS (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- Parallel
- Voltage - Supply:
- 4.5V ~ 5.5V
- Voltage - Supply, Battery:
- -
- Current - Timekeeping (Max):
- 15mA @ 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 28-SOH
M48T86MH1E FAQ
1.How can I place an order for M48T86MH1E through Aetrix?
Please submit a Request for Quotation (RFQ) for M48T86MH1E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M48T86MH1E reliable?
The price and inventory of M48T86MH1E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M48T86MH1E is usually 5 days.
3.What payment methods are accepted for M48T86MH1E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M48T86MH1E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M48T86MH1E?
M48T86MH1E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M48T86MH1E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M48T86MH1E?
For technical support, including M48T86MH1E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M48T86MH1E requirements.
6.How does Aetrix verify that M48T86MH1E is sourced from the original manufacturer or authorized distributors?
All M48T86MH1E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M48T86MH1E meets industry standards.
7.What is the process for return or replacement of M48T86MH1E?
All M48T86MH1E units undergo pre-shipment inspection (PSI). If there is an issue with M48T86MH1E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M48T86MH1E part is unused and in its original packaging.
Return procedure for M48T86MH1E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M48T86MH1E Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

