STMicroelectronics M74HC109M1R
- Part No.:
- M74HC109M1R
- Manufacturer:
- STMicroelectronics
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M74HC109M1R.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,779
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HC109M1R from STMicroelectronics is a high-speed CMOS dual J-K flip-flop with asynchronous preset and clear, fabricated in silicon gate C2MOS technology. It operates across 2V–6V, delivers 67MHz max clock frequency (typ. at VCC=6V), features symmetrical 4mA output drive, and is pin/function compatible with standard 74-series 109 logic. Used in synchronous digital control circuits requiring edge-triggered state storage with independent set/reset.
For engineers reviewing the M74HC109M1R datasheet, M74HC109M1R pinout, M74HC109M1R application, or M74HC109M1R equivalent, key selection criteria include propagation delay matching (tPLH/tPHL ≈ 13–26 ns at 6V), low ICC (2µA max at 25°C), wide VCC range (2–6V), and guaranteed noise immunity (VNIH/VNIL ≥ 28% VCC).
Technical Context
The M74HC109M1R implements two independent edge-triggered J-K flip-flops, each with active-low asynchronous preset (1PR/2PR) and clear (1CLR/2CLR) inputs that override clock and data. State changes occur on the positive-going transition of CK, with J/K inputs sampled synchronously.
Its C2MOS process enables rail-to-rail input voltage tolerance (VI = 0 to VCC), balanced output impedance (|IOH| = IOL ≥ 4mA), and low quiescent current (ICC ≤ 2µA at TA = 25°C), supporting robust operation in mixed-voltage digital systems from 2V to 6V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Clock Frequency | 67 MHz (typ. at VCC = 6V); enables high-speed sequential logic in timing-critical counters and state machines |
| Propagation Delay (CK→Q) | 13–26 ns (min–max at VCC = 6V); ensures predictable setup/hold timing for cascaded flip-flop chains |
| Supply Voltage Range | 2V to 6V; supports interoperability with both 3.3V and 5V logic families without level shifters |
| Output Drive Strength | ±4 mA (min); sufficient to directly drive multiple 74HC inputs or small capacitive loads (<50 pF) |
| Quiescent Supply Current | 2 µA (max at TA = 25°C); minimizes standby power in battery-backed or energy-sensitive control logic |
| Noise Immunity | VNIH/VNIL ≥ 28% VCC (min); rejects transient noise on J/K/CK lines without false triggering |
| Input Capacitance | 5 pF (typ. at VCC = 5V); limits loading on preceding drivers and preserves signal integrity at high frequencies |
Pinout & Package
Package: SO-16 (Small Outline Integrated Circuit, 150 mil width), compliant with JEDEC MS-013, body dimensions 9.8 × 5.8 mm, lead pitch 1.27 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1CLR, 2CLR | Active-low asynchronous reset; forces Q = L / Q̅ = H regardless of clock or J/K state |
| 2, 14, 3, 13 | 1J, 2J, 1K, 2K | Synchronous data inputs; define next-state logic (set, reset, toggle, hold) on rising CK edge |
| 4, 12 | 1CK, 2CK | Positive-edge-triggered clock inputs; sampling occurs only on rising transition |
| 5, 11 | 1PR, 2PR | Active-low asynchronous preset; forces Q = H / Q̅ = L independently of clock or J/K |
| 6, 10 | 1Q, 2Q | True outputs; reflect stored state after clock or asynchronous control assertion |
| 7, 9 | 1Q̅, 2Q̅ | Complement outputs; provide inverted state for feedback or differential signaling |
| 8 | GND | Reference ground terminal; must be low-impedance connection to minimize switching noise |
| 16 | VCC | Positive supply rail; decoupling capacitor (100 nF) required within 1 cm for stable high-frequency operation |
Key Features
| Feature | Design Value |
|---|---|
| Edge-triggered operation | Rising-edge clock sensitivity prevents metastability from slow or noisy clock edges |
| Asynchronous preset/clear | Independent PR/CLR pins enable immediate state initialization without waiting for clock edge |
| Symmetrical output drive | Matched |IOH| and IOL ensure consistent rise/fall times and reduce duty-cycle distortion |
| Wide voltage operation | 2V–6V range allows direct interface with legacy 5V and modern 3.3V microcontrollers and FPGAs |
| High noise immunity | 28% VCC noise margin reduces susceptibility to crosstalk and EMI in dense PCB layouts |
Applications
| Industrial PLC Counter Modules | Digital Signal Generator Control |
|---|---|
Use Scenario: Counting encoder pulses in motor position feedback loops with real-time reset on fault condition. IC Role / Device Role / Timing Role: Dual J-K flip-flop provides synchronized counting stage and fault-triggered asynchronous clear for deterministic state recovery. Use Value: Guaranteed tW(L) ≤ 6 ns (at 6V) ensures reliable reset pulse rejection during high-frequency counting (≤67 MHz). | Use Scenario: Generating precise square-wave patterns using feedback-controlled toggle mode in arbitrary waveform synthesizers. IC Role / Device Role / Timing Role: J=K=H configuration enables divide-by-2 operation; complementary Q/Q̅ outputs feed differential DAC drivers. Use Value: Balanced tPLH/tPHL (13–26 ns) maintains 50% duty cycle stability across temperature and supply variation. |
| Automotive Body Control Unit Sequencers | Test Equipment Pattern Generators |
Use Scenario: Managing timed activation of lighting zones with fail-safe initialization on power-up. IC Role / Device Role / Timing Role: Asynchronous preset (PR) initializes all outputs to known state (Q=H) at system boot before clock starts. Use Value: VIH/VIL thresholds (≥3.15V / ≤1.35V at 4.5V) tolerate automotive load-dump transients without spurious toggling. | Use Scenario: Building multi-stage shift registers for stimulus pattern generation in IC functional testers. IC Role / Device Role / Timing Role: Cascaded M74HC109M1R devices implement synchronous serial-in/parallel-out register with edge-aligned outputs. Use Value: Low CPD (41 pF) minimizes dynamic power consumption during high-frequency pattern cycling (e.g., 10 MHz test vectors). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC109DR | TI part; identical AC/DC specs but higher max ICC (40 µA vs. 20 µA at 125°C); same SO-16 package | Same pinout and function; suitable where extended temperature operation (>85°C) is not required | Select when sourcing from TI-authorized channels or when cross-manufacturer BOM redundancy is needed |
| 74HC109D,653 | Nexperia part; identical logic function and SO-16 footprint; slightly lower fMAX (60 MHz typ. at 6V) | Valid drop-in for cost-sensitive industrial designs where 67 → 60 MHz margin is acceptable | Prefer for high-volume production where Nexperia's lead-time and pricing advantages outweigh 7 MHz speed loss |
Compared with SN74HC109DR and 74HC109D,653, the M74HC109M1R offers the lowest quiescent current (2 µA max at 25°C) and highest verified fMAX (67 MHz), making it optimal for low-power, high-speed synchronous logic where thermal headroom and timing margin are critical.
Availability
M74HC109M1R is available at Aetrix Electronics and suitable for industrial PLC counter modules, digital signal generator control, automotive body control unit sequencers, and test equipment pattern generators requiring stable component supply across extended temperature ranges (–55°C to +125°C).
Supply support for M74HC109M1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The M74HC109M1R belongs to ST's high-speed CMOS logic family, engineered for compatibility with legacy TTL systems while delivering ultra-low power and enhanced noise immunity in industrial and automotive control applications.
FAQ
What is the maximum operating temperature range for the M74HC109M1R?
The M74HC109M1R is rated for operation from –55°C to +125°C, validated per STMicroelectronics' recommended operating conditions. This full industrial temperature range ensures reliability in under-hood automotive environments and uncooled industrial enclosures, with all DC and AC parameters guaranteed across this span.
Can the M74HC109M1R operate reliably at 3.3V supply?
Yes - the device is fully specified from 2V to 6V, including 3.3V. At VCC = 3.3V, VIH is guaranteed ≥ 2.31V and VIL ≤ 0.99V, providing >0.6V noise margin. Propagation delay increases to ~38 ns (max), and output drive drops to ~2.5 mA, which remains sufficient for driving HC/HCT loads.
Is there a TSSOP variant of this part, and how does it differ electrically?
Yes - the M74HC109TTR is the TSSOP-16 variant. Electrically identical in all DC/AC specifications, including fMAX, propagation delay, and drive strength. The only differences are mechanical: smaller footprint (5.0 × 6.4 mm), finer pitch (0.65 mm), and lower thermal resistance (θJA ≈ 140°C/W vs. 100°C/W for SO-16), requiring adjusted PCB layout and reflow profile.
Does the M74HC109M1R require external pull-up resistors on PR/CLR inputs?
No - PR and CLR are active-low inputs with internal protection diodes and no internal pull-ups. When left unconnected, they float high due to input leakage (±0.1 µA), but ST recommends tying unused PR/CLR pins to VCC via 10 kΩ resistors to prevent noise-induced glitches, especially in high-noise environments.
M74HC109M1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 67 MHz
- Max Propagation Delay @ V, Max CL:
- 26ns @ 6V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 2 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
M74HC109M1R FAQ
1.How can I place an order for M74HC109M1R through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HC109M1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HC109M1R reliable?
The price and inventory of M74HC109M1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HC109M1R is usually 5 days.
3.What payment methods are accepted for M74HC109M1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HC109M1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HC109M1R?
M74HC109M1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HC109M1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HC109M1R?
For technical support, including M74HC109M1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HC109M1R requirements.
6.How does Aetrix verify that M74HC109M1R is sourced from the original manufacturer or authorized distributors?
All M74HC109M1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HC109M1R meets industry standards.
7.What is the process for return or replacement of M74HC109M1R?
All M74HC109M1R units undergo pre-shipment inspection (PSI). If there is an issue with M74HC109M1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HC109M1R part is unused and in its original packaging.
Return procedure for M74HC109M1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HC109M1R Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

