STMicroelectronics M74HC126B1R
- Part No.:
- M74HC126B1R
- Manufacturer:
- STMicroelectronics
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
M74HC126B1R.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,931
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HC126B1R from STMicroelectronics is a high-speed CMOS quad 3-state bus buffer, designed for bidirectional data bus isolation and signal conditioning in digital systems. It operates across 2 V to 6 V, delivers 8 ns typical propagation delay at 6 V, supports ±6 mA output drive, and features symmetrical output impedance and high noise immunity (28 % VCC min). It is used in industrial control backplanes and microcontroller I/O expansion interfaces.
For engineers reviewing the M74HC126B1R datasheet, M74HC126B1R pinout, M74HC126B1R application, or M74HC126B1R equivalent, key selection criteria include 3-state enable timing (tPZL/tPLZ ≤ 19 ns), wide temperature range support (–55 °C to +125 °C), SO14/TSSOP14 package compatibility, and automotive-grade variants with AEC-Q100 qualification.
Technical Context
The M74HC126B1R implements four independent non-inverting buffers, each with a dedicated active-high 3-state enable input (G). Its silicon gate C2MOS process ensures low static current (4 μA max at 25 °C) and robust ESD protection (HBM: 2 kV, CDM: 1 kV).
Each buffer exhibits balanced tPLH ≅ tPHL propagation delays and matched output drive capability (|IOH| = IOL ≥ 6 mA at VCC = 4.5 V), enabling clean signal integrity in multi-load bus environments without skew-induced timing violations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2 V to 6 V - enables direct interface with 3.3 V and 5 V logic families without level shifters |
| Propagation delay (tPD) | 8 ns (typ.) at VCC = 6 V - supports >25 MHz bus operation with margin for setup/hold |
| Output drive | ±6 mA (min.) - sufficient to drive 10 LS-TTL loads or 50 pF trace capacitance |
| Input noise immunity | 28 % VCC (min.) - rejects common-mode noise on shared PCB traces in noisy industrial environments |
| Quiescent current | 4 μA (max.) at TA = 25 °C - enables low-power standby modes in battery-backed systems |
| ESD rating | HBM: 2 kV, CDM: 1 kV - meets IEC 61000-4-2 Level 2 for board-level handling robustness |
Pinout & Package
Available in SO14 (8.75 mm × 6.2 mm) and TSSOP14 (5.1 mm × 6.6 mm) packages, both RoHS-compliant and ECOPACK® certified. The SO14 variant uses standard 1.27 mm pitch; TSSOP14 uses 0.65 mm pitch for space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | 1G–4G (Enable inputs) | Active-high control lines - assert high to enable corresponding buffer output; all share same logic polarity |
| 2, 5, 9, 12 | 1A–4A (Data inputs) | Non-inverting input terminals - pass through to Y when G = H; high-impedance when G = L |
| 3, 6, 8, 11 | 1Y–4Y (Data outputs) | Buffered outputs - electrically isolated from bus when disabled; driven to valid logic levels when enabled |
| 7 | GND | Reference ground terminal - must be connected to system 0 V plane with low-inductance path |
| 14 | VCC | Positive supply rail - decoupling capacitor (100 nF) required within 5 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| High-speed performance | 8 ns typical tPD at 6 V enables synchronous bus operation up to 25 MHz with timing margin |
| 3-state output control | Dedicated per-buffer enable pins allow selective bus arbitration without external logic |
| Symmetrical drive strength | |IOH| = IOL ≥ 6 mA ensures matched rise/fall times and reduced signal distortion on stubbed buses |
| Wide temperature range | –55 °C to +125 °C operation supports deployment in under-hood automotive ECUs and industrial PLCs |
| Pin compatibility | Direct drop-in replacement for industry-standard 74LS126 and 74HC126 devices |
Applications
| Industrial PLC Backplane | Microcontroller I/O Expansion |
|---|---|
Use Scenario: Isolating multiple CPU modules on a shared 8-bit data bus in a programmable logic controller rack. IC Role / Device Role / Timing Role: Quad 3-state buffer providing controlled bus access per module; enables time-multiplexed data exchange without contention. Use Value: Prevents bus contention during hot-swap events and reduces signal reflections via matched 6 mA drive and 8 ns delay matching. |
Use Scenario: Extending GPIO count of an ARM Cortex-M0+ MCU by interfacing parallel peripherals (ADC, DAC, display driver). IC Role / Device Role / Timing Role: Signal repeater and level translator between MCU core voltage (3.3 V) and peripheral interface (5 V tolerant). Use Value: Enables reliable 5 V-tolerant I/O expansion while maintaining <10 ns timing skew across all four channels. |
| Automotive Body Control Module | Test Equipment Digital I/O Card |
Use Scenario: Driving multiple LIN transceiver enable lines and sensor multiplexer select signals in a vehicle body control unit. IC Role / Device Role / Timing Role: Logic-level fanout buffer with AEC-Q100 qualified variants (M74HC126YTTR) for automotive-grade reliability. Use Value: Delivers 2 kV HBM ESD robustness and –40 °C to +125 °C operation required for under-dash electronics. |
Use Scenario: Providing configurable digital stimulus and capture paths on automated test equipment (ATE) interface cards. IC Role / Device Role / Timing Role: Bidirectional bus isolator allowing DUT signal routing between pattern generator and digitizer sections. Use Value: Enables sub-20 ns enable/disable transitions (tPZL/tPLZ ≤ 19 ns) for precise test vector timing alignment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC126N (TI) | Same logic function and pinout; slightly higher ICC (8 μA max) and lower ESD (HBM: 2 kV, CDM: 0.5 kV) | Commercial temp range only (–40 °C to +85 °C); no AEC-Q100 automotive grade option | Select when cost sensitivity outweighs extended temperature or automotive qualification needs |
| 74VHC126M (ON Semiconductor) | Faster tPD (5.5 ns typ. at 5 V); higher output drive (±8 mA); narrower VCC range (2 V to 5.5 V) | Not rated for 6 V operation; unsuitable for legacy 6 V systems or mixed-voltage rails above 5.5 V | Select for high-speed 3.3 V/5 V systems where 6 V tolerance is unnecessary and timing margin is critical |
Compared with SN74HC126N and 74VHC126M, the M74HC126B1R uniquely combines 6 V operation, –55 °C to +125 °C range, AEC-Q100 automotive variants, and 1 kV CDM ESD - making it optimal for ruggedized industrial and automotive bus isolation where voltage flexibility and environmental resilience are mandatory.
Availability
M74HC126B1R is available at Aetrix Electronics and suitable for industrial PLC backplanes, automotive body control modules, and test equipment digital I/O cards requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M74HC126B1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering intelligent power, sensing, and control solutions for industrial, automotive, and consumer markets.
The M74HC126B1R belongs to ST's HC logic family - engineered for high noise immunity, low power, and interoperability with legacy TTL and modern CMOS systems in harsh operating environments.
FAQ
What is the maximum clock frequency supported by M74HC126B1R in bus applications?
The M74HC126B1R is not a clocked device but a combinational buffer; its usable frequency depends on propagation delay and load. With 8 ns typical tPD and 50 pF load, it supports clean signal transmission up to ~25 MHz for edge-aligned data transfers, assuming adequate setup/hold margins and proper PCB layout.
Can M74HC126B1R drive a 50 Ω transmission line directly?
No - the M74HC126B1R is not designed for 50 Ω line driving. Its 6 mA output drive corresponds to ~83 Ω dynamic impedance at 5 V, making it suitable for unterminated stubs or capacitive loads ≤50 pF. For 50 Ω lines, use a dedicated line driver or add series termination.
Is M74HC126B1R compatible with 3.3 V microcontrollers?
Yes - the M74HC126B1R operates down to 2 V and accepts 3.3 V logic levels as valid inputs (VIH = 2.1 V min at VCC = 3.3 V). When powered at 3.3 V, it outputs VOH ≥ 3.1 V and VOL ≤ 0.26 V, ensuring full compatibility with standard 3.3 V CMOS interfaces.
Does M74HC126B1R require external pull-up or pull-down resistors on enable inputs?
No - the enable inputs (1G–4G) have no internal pull resistors, but their DC input leakage is ≤±1 μA. In static configurations, external biasing is optional; however, in floating-wire scenarios (e.g., unconnected test points), a 100 kΩ pull-down is recommended to prevent unintended output enable.
M74HC126B1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HC
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-DIP
M74HC126B1R FAQ
1.How can I place an order for M74HC126B1R through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HC126B1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HC126B1R reliable?
The price and inventory of M74HC126B1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HC126B1R is usually 5 days.
3.What payment methods are accepted for M74HC126B1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HC126B1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HC126B1R?
M74HC126B1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HC126B1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HC126B1R?
For technical support, including M74HC126B1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HC126B1R requirements.
6.How does Aetrix verify that M74HC126B1R is sourced from the original manufacturer or authorized distributors?
All M74HC126B1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HC126B1R meets industry standards.
7.What is the process for return or replacement of M74HC126B1R?
All M74HC126B1R units undergo pre-shipment inspection (PSI). If there is an issue with M74HC126B1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HC126B1R part is unused and in its original packaging.
Return procedure for M74HC126B1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HC126B1R Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

