STMicroelectronics M74HC126TTR
- Part No.:
- M74HC126TTR
- Manufacturer:
- STMicroelectronics
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M74HC126TTR.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HC126TTR from STMicroelectronics is a high-speed CMOS quad 3-state bus buffer with symmetrical output drive (±6 mA), 8 ns typical propagation delay at 6 V, and 2–6 V wide supply range. It functions as a bidirectional data isolator in digital bus systems, enabling controlled signal routing in microcontroller peripheral interfaces, memory address latching, and logic-level translation between mixed-voltage subsystems.
For engineers reviewing the M74HC126TTR datasheet, M74HC126TTR pinout, M74HC126TTR application, or M74HC126TTR equivalent, key selection criteria include 3-state enable timing (tPZL/tPLZ ≤ 19 ns at 6 V), rail-to-rail input thresholds (VIH = 4.2 V min at VCC = 6 V), low quiescent current (ICC ≤ 4 μA), and TSSOP14 thermal performance for space-constrained PCB layouts.
Technical Context
The M74HC126TTR implements four independent non-inverting buffers, each with a dedicated active-high 3-state enable input (G). Output state transitions are fully defined by the truth table: when G = L, Y = A; when G = H, Y = Z (high-impedance). All inputs feature integrated ESD protection (HBM: 2 kV, CDM: 1 kV).
Designed using silicon gate C2MOS technology, it delivers balanced tPLH/tPHL propagation delays (≤19 ns at VCC = 6 V, CL = 50 pF) and matched output impedance (|IOH| = IOL ≥ 6 mA), ensuring minimal skew across all four channels in synchronous bus applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2 V to 6 V - supports direct interface with 3.3 V and 5 V logic families without level shifters |
| Propagation delay | 8 ns (typ.) at VCC = 6 V - enables reliable operation up to ~30 MHz bus clock rates |
| Output drive | ±6 mA (min.) - sufficient to drive 50-pF loads with <19 ns transition time and <10% overshoot |
| Quiescent current | 4 μA (max.) at TA = 25 °C - minimizes standby power in battery-backed or always-on control modules |
| Input threshold | VIL = 1.8 V / VIH = 4.2 V at VCC = 6 V - provides 28% noise margin against VCC-related transients |
| Operating temp | −55 °C to +125 °C - qualified for industrial and extended-temperature embedded environments |
| ESD rating | HBM: 2 kV, CDM: 1 kV - meets basic handling robustness for automated assembly lines |
Pinout & Package
TSSOP14 (Thin Shrink Small Outline Package, 14-pin) - 5.0 × 6.4 mm body, 0.65 mm pitch, 1.2 mm max height, JEDEC MO-153 compliant, RoHS-compliant ECOPACK®2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | 1G–4G (Enable inputs) | Active-high control: drives corresponding output into high-Z when logic HIGH |
| 2, 5, 9, 12 | 1A–4A (Data inputs) | CMOS-compatible inputs accepting 0–VCC logic levels with ±0.1 μA leakage |
| 3, 6, 8, 11 | 1Y–4Y (Data outputs) | 3-state buffered outputs with symmetrical sourcing/sinking capability (≥6 mA) |
| 7 | GND | Reference ground return path for all internal logic and I/O structures |
| 14 | VCC | Primary power supply connection; decoupling capacitor required within 5 mm |
Key Features
| Feature | Design Value |
|---|---|
| High-speed buffering | 8 ns typical tPD at 6 V ensures sub-20 ns channel-to-channel skew in multi-buffer configurations |
| Rail-to-rail input compatibility | VIH/VIL thresholds scale linearly with VCC (28% of VCC), eliminating external biasing in mixed-supply systems |
| Low-power 3-state control | tPZL/tPLZ ≤ 19 ns at 6 V allows fast bus arbitration without hold-time violations in dynamic memory interfaces |
| Robust output drive | Matched |IOH|/IOL ≥ 6 mA maintains signal integrity driving multiple TTL or CMOS loads simultaneously |
| Extended temperature operation | Specified from −55 °C to +125 °C supports deployment in motor control enclosures and outdoor instrumentation |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
Use Scenario: Isolating microcontroller GPIOs from relay driver banks and sensor ADCs in modular I/O expansion racks. IC Role / Device Role / Timing Role: Quad 3-state buffer providing direction-controlled data isolation between MCU and field-side peripherals. Use Value: Prevents bus contention during hot-swap insertion and enables simultaneous read/write on shared address/data lines. | Use Scenario: Level-shifting and bus gating between 3.3 V infotainment SoC and 5 V lighting control subsystems. IC Role / Device Role / Timing Role: Voltage-tolerant buffer enabling safe signal handoff across domains with independent power domains. Use Value: Eliminates need for discrete level translators while maintaining <20 ns enable/disable latency for PWM dimming synchronization. |
| Medical Diagnostic Equipment Backplanes | Test & Measurement Instrumentation |
Use Scenario: Routing configuration signals from FPGA configuration memory to analog front-end calibration DACs and multiplexers. IC Role / Device Role / Timing Role: Low-noise, low-leakage buffer preserving signal fidelity during precision analog setup sequences. Use Value: Input leakage <±0.1 μA and high noise immunity prevent false triggering in sensitive analog reference paths. | Use Scenario: Multiplexing trigger and clock signals between digitizer ASICs and FPGA-based pattern generators. IC Role / Device Role / Timing Role: Synchronized 3-state gate controlling signal flow in high-speed digital stimulus/response loops. Use Value: Matched tPLH/tPHL and <10% duty cycle distortion preserve edge alignment critical for jitter-sensitive sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC126PW | Same logic function, SOIC-14 package; 1.5 mm taller, 2× higher thermal resistance (θJA = 110 °C/W vs. 85 °C/W) | Limited to lower-power or less thermally constrained boards; not suitable for dense TSSOP layouts | Select when board reworkability or legacy SOIC footprint compatibility is prioritized over thermal density |
| 74LVC126APW | Lower VCC range (1.65–3.6 V); 3.3 V only; 5 V tolerant inputs; faster tPD (5.5 ns typ. at 3.3 V) | Not usable above 3.6 V; requires separate 3.3 V rail; incompatible with 5 V bus systems | Select only for pure 3.3 V designs requiring sub-6 ns timing and I/O voltage tolerance |
Compared with SN74HC126PW and 74LVC126APW, the M74HC126TTR uniquely supports full 2–6 V operation in a thermally efficient TSSOP14 package, making it optimal for mixed-voltage industrial backplanes where supply flexibility and board area are both critical.
Availability
M74HC126TTR is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, medical diagnostic equipment backplanes, and test & measurement instrumentation requiring stable component supply across extended temperature ranges.
Supply support for M74HC126TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog/mixed-signal devices for industrial, automotive, and consumer markets.
The M74HC126TTR belongs to ST's HC logic family-engineered for high noise immunity, low static power, and seamless interoperability with legacy 74-series logic in space- and power-constrained embedded systems.
FAQ
What is the maximum capacitive load the M74HC126TTR can drive while maintaining specified timing?
The M74HC126TTR is characterized up to 150 pF load capacitance per output, with propagation delay increasing from 13 ns (CL = 50 pF) to 27 ns (CL = 150 pF) at VCC = 6 V. Driving >150 pF risks violating tPLH/tPHL specs and may require series termination or reduced clock frequency to maintain setup/hold margins.
Can the M74HC126TTR be used with a 3.3 V supply while interfacing to 5 V logic?
No-the M74HC126TTR is not 5 V tolerant. At VCC = 3.3 V, absolute maximum input voltage is 3.8 V. Direct connection to 5 V signals risks latch-up or permanent damage. Use a dedicated level translator like the TXB0104 or dual-supply buffer for safe 3.3 V ↔ 5 V interfacing.
Is the M74HC126TTR pin-compatible with the 74HC125?
No-M74HC126TTR has active-high enables (1G–4G), whereas 74HC125 uses active-low enables (1G̅–4G̅). Pin mapping differs: enable pins occupy positions 1, 4, 10, 13 on both, but logic polarity inversion means direct substitution causes functional failure unless external inverters are added.
Does the M74HC126TTR require external pull-up or pull-down resistors on unused inputs?
Yes-unused inputs must be terminated to VCC or GND. Floating CMOS inputs cause increased ICC, erratic switching, and potential shoot-through current. ST recommends ≤10 kΩ pull-up/down resistors; internal input leakage (±0.1 μA) ensures stable logic levels when properly biased.
M74HC126TTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
M74HC126TTR FAQ
1.How can I place an order for M74HC126TTR through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HC126TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HC126TTR reliable?
The price and inventory of M74HC126TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HC126TTR is usually 5 days.
3.What payment methods are accepted for M74HC126TTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HC126TTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HC126TTR?
M74HC126TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HC126TTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HC126TTR?
For technical support, including M74HC126TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HC126TTR requirements.
6.How does Aetrix verify that M74HC126TTR is sourced from the original manufacturer or authorized distributors?
All M74HC126TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HC126TTR meets industry standards.
7.What is the process for return or replacement of M74HC126TTR?
All M74HC126TTR units undergo pre-shipment inspection (PSI). If there is an issue with M74HC126TTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HC126TTR part is unused and in its original packaging.
Return procedure for M74HC126TTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HC126TTR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

