My Inquiry
My Account
STMicroelectronics M74HC73RM13TR
- Part No.:
- M74HC73RM13TR
- Manufacturer:
- STMicroelectronics
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M74HC73RM13TR.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 14SOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,097
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HC73RM13TR from STMicroelectronics is a high-speed CMOS dual J-K flip-flop with asynchronous clear, fabricated in silicon gate C2MOS technology. It operates across 2V–6V supply, delivers 80MHz max clock frequency (typ.) at 6V, features symmetrical 4mA output drive, and toggles on negative clock edge. Used in synchronous logic control, state machines, and clock division circuits in industrial PLCs and instrumentation.
For engineers reviewing the M74HC73RM13TR datasheet, M74HC73RM13TR pinout, M74HC73RM13TR application, or M74HC73RM13TR equivalent, key selection criteria include guaranteed -55°C to +125°C operation, 2µA max ICC at 25°C, balanced tPLH/tPHL propagation delays, and TSSOP-14 package compatibility with space-constrained PCB layouts.
Technical Context
The device implements two independent edge-triggered J-K flip-flops with active-low asynchronous clear (CLR), each responding to the falling edge of its dedicated clock input (CK). Inputs include J, K, and CLR per flip-flop; outputs provide true (Q) and complement (Q̅) signals for both channels.
It supports wide VCC range (2–6V), exhibits high noise immunity (VIH/VIL = 28% VCC min), and maintains symmetrical output impedance (|IOH| = IOL ≥ 4mA) and balanced propagation delays (tPLH ≅ tPHL), enabling reliable timing in mixed-voltage digital systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2V to 6V - enables direct interface with 3.3V and 5V logic families without level shifters |
| fMAX | 80MHz (typ.) at VCC = 6V - supports high-speed state sequencing in real-time control loops |
| tPLH / tPHL | 12ns / 21ns (max) at VCC = 6V - ensures predictable setup/hold timing margins in synchronous designs |
| IOL / IOH | ≥4mA - drives standard TTL loads or multiple 74HC inputs without buffering |
| ICC (Quiescent) | 2µA (max) at TA = 25°C - minimizes standby power in battery-backed or energy-sensitive systems |
| Operating Temp | -55°C to +125°C - qualified for under-hood automotive, industrial motor drives, and outdoor equipment |
| Input Noise Immunity | VNIH = VNIL = 28% VCC (min) - rejects common-mode transients in electrically noisy environments |
Pinout & Package
TSSOP-14 package: 4.9mm × 6.4mm body, 0.65mm pitch, thin-profile surface-mount with exposed pad not present; RoHS-compliant, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5 | 1CK, 2CK | Falling-edge clock inputs - trigger state change only on CK transition from HIGH to LOW |
| 2, 6 | 1CLR, 2CLR | Asynchronous active-low reset - forces Q = LOW, Q̅ = HIGH regardless of clock or J/K state |
| 12, 9 | 1Q, 2Q | True outputs - reflect current stored state; fan-out up to 10 74HC loads |
| 13, 8 | 1Q̅, 2Q̅ | Complement outputs - provide inverted state for differential signaling or feedback paths |
| 14, 7, 3, 10 | 1J, 2J, 1K, 2K | Synchronous data inputs - determine next state on subsequent clock edge per truth table |
| 11 | GND | Reference ground - must be low-impedance connection to minimize switching noise coupling |
| 4 | VCC | Positive supply - bypass with 100nF ceramic capacitor near pin to suppress supply rail bounce |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent J-K flip-flops | Enables compact implementation of two-bit counters, shift registers, or toggle dividers without external gating |
| Asynchronous active-low clear | Allows immediate, clock-independent initialization of both flip-flops - critical for system reset sequences |
| Guaranteed operation down to 2V | Supports direct integration into 2.5V or 3.3V microcontroller peripheral interfaces without voltage translation |
| High noise immunity (28% VCC) | Reduces susceptibility to EFT and conducted emissions in industrial control cabinets and motor drive enclosures |
| Low quiescent current (2µA max) | Extends battery life in always-on supervisory circuits and remote sensor nodes with infrequent wake-up events |
Applications
| Industrial PLC Logic Modules | Automotive Body Control Units |
|---|---|
Use Scenario: Latching safety interlock states and monitoring door/window position sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Dual J-K flip-flop provides synchronized, glitch-free storage of binary sensor inputs with hardware reset capability. Use Value: Asynchronous CLR ensures deterministic startup and fault recovery; -55°C to +125°C rating sustains operation in unconditioned control cabinets. | Use Scenario: Implementing window lift anti-pinch logic and seat position memory in vehicle body electronics modules. IC Role / Device Role / Timing Role: Edge-triggered storage element captures momentary switch closures and generates controlled pulse trains for motor direction control. Use Value: Balanced tPLH/tPHL delays prevent race conditions in bidirectional H-bridge timing; 2V–6V VCC accommodates 5V CAN subsystem rails. |
| Test Equipment State Sequencers | Medical Diagnostic Signal Generators |
Use Scenario: Generating precise multi-phase stimulus patterns for semiconductor ATE and boundary-scan test vectors. IC Role / Device Role / Timing Role: Synchronous J-K configuration forms programmable divide-by-N counters and pattern generators with deterministic phase alignment. Use Value: 80MHz fMAX enables sub-12.5ns minimum clock period; TSSOP-14 footprint saves board area in dense instrument backplanes. | Use Scenario: Controlling LED flash timing and sensor sampling windows in portable ultrasound and ECG front-end modules. IC Role / Device Role / Timing Role: Toggle-mode J-K pair acts as low-power clock divider to derive precise sub-harmonic timing references from master oscillator. Use Value: 2µA ICC allows continuous operation during sleep modes; high noise immunity prevents false triggering from RF interference in clinical environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC73DR | Same logic function, SOIC-14 package; slightly higher ICC (4µA max), lower fMAX (70MHz typ. at 6V) | Larger footprint; less suitable for ultra-dense layouts but easier hand-soldering and probing | Select when board assembly uses through-hole or larger reflow profiles, or when legacy SOIC footprint reuse is required |
| 74LVC73PW,118 | 3.3V-only operation (1.65–3.6V); faster tPLH (2.5ns typ. at 3.3V); smaller TSSOP-14 variant (4.4 × 5.0 mm) | Not compatible with 5V systems; requires level-shifting if interfacing with legacy 5V peripherals | Prefer for new 3.3V-only designs where speed and minimal board area are prioritized over voltage flexibility |
Compared with SN74HC73DR and 74LVC73PW,118, the M74HC73RM13TR uniquely supports full 2–6V operation with extended temperature range (-55°C to +125°C), making it optimal for mixed-voltage industrial and automotive applications where robustness and supply flexibility outweigh marginal speed gains.
Availability
M74HC73RM13TR is available at Aetrix Electronics and suitable for industrial PLC logic modules, automotive body control units, test equipment state sequencers, and medical diagnostic signal generators requiring stable component supply across extended temperature ranges and mixed-voltage designs.
Supply support for M74HC73RM13TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The M74HC73 belongs to ST's high-speed CMOS logic family, engineered specifically for robust, low-power, wide-supply-range digital interfacing and sequential logic in harsh-environment applications.
FAQ
Does M74HC73RM13TR support 5V operation?
Yes, M74HC73RM13TR is fully specified for 5V operation within its 2V–6V VCC range. At VCC = 5V, it delivers 60MHz maximum clock frequency (typ.), 4mA output drive, and guaranteed operation from -55°C to +125°C with VIH = 3.15V min and VIL = 1.35V max.
What is the function of pins 13 and 8?
Pins 13 and 8 are the complement outputs (1Q̅ and 2Q̅) of the two J-K flip-flops. They provide logically inverted versions of the true outputs (pins 12 and 9), enabling direct implementation of toggle modes, differential signaling, or feedback paths without external inverters.
Can M74HC73RM13TR replace 74LS73 in existing designs?
Yes, it is pin- and function-compatible with 74LS73 but offers superior performance: wider VCC range (2–6V vs. 4.75–5.25V), lower ICC (2µA vs. ~10mA), higher noise immunity, and extended temperature range. No circuit modification is needed beyond verifying VCC and decoupling.
Is a pull-up resistor required on CLR inputs?
No - CLR inputs are active-low and internally protected against static discharge. When unused, they must be tied HIGH (to VCC) via a 10kΩ resistor or directly connected to VCC to prevent floating states that could cause unintended resets during power-up or noise events.
M74HC73RM13TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 80 MHz
- Max Propagation Delay @ V, Max CL:
- 21ns @ 6V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Iq):
- 2 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
M74HC73RM13TR FAQ
1.How can I place an order for M74HC73RM13TR through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HC73RM13TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HC73RM13TR reliable?
The price and inventory of M74HC73RM13TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HC73RM13TR is usually 5 days.
3.What payment methods are accepted for M74HC73RM13TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HC73RM13TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HC73RM13TR?
M74HC73RM13TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HC73RM13TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HC73RM13TR?
For technical support, including M74HC73RM13TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HC73RM13TR requirements.
6.How does Aetrix verify that M74HC73RM13TR is sourced from the original manufacturer or authorized distributors?
All M74HC73RM13TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HC73RM13TR meets industry standards.
7.What is the process for return or replacement of M74HC73RM13TR?
All M74HC73RM13TR units undergo pre-shipment inspection (PSI). If there is an issue with M74HC73RM13TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HC73RM13TR part is unused and in its original packaging.
Return procedure for M74HC73RM13TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HC73RM13TR Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
