STMicroelectronics M74HCT125RM13TR
- Part No.:
- M74HCT125RM13TR
- Manufacturer:
- STMicroelectronics
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M74HCT125RM13TR.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,063
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HCT125RM13TR from STMicroelectronics is a high-speed CMOS quad 3-state bus buffer with TTL-compatible inputs, 13 ns typical propagation delay at 4.5 V, ±6 mA symmetrical output drive, and 4 µA max quiescent current at 25°C - used in bidirectional data bus isolation and level translation between HCMOS/TTL systems.
For engineers reviewing the M74HCT125RM13TR datasheet, M74HCT125RM13TR pinout, M74HCT125RM13TR application, or M74HCT125RM13TR equivalent, key selection criteria include 3-state enable timing (tPZL/tPLZ ≤36 ns), input voltage thresholds (VIH ≥2.0 V, VIL ≤0.8 V), rail-to-rail output swing under load, and TSSOP14 package thermal and routing constraints.
Technical Context
The device implements four independent non-inverting buffers, each with a dedicated active-low 3-state enable input (G) that places the corresponding Y output in high-impedance when asserted high. All inputs feature diode-based ESD protection and tolerate overvoltage up to VCC + 0.5 V.
It operates across full industrial temperature range (–55°C to +125°C) with guaranteed DC specs at VCC = 4.5–5.5 V, including VOH ≥4.13 V at IOH = –6 mA and VOL ≤0.40 V at IOL = 6 mA, enabling robust interfacing with legacy TTL loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 13 ns typ. at VCC = 4.5 V, CL = 50 pF - ensures sub-25 ns worst-case data path latency in synchronous bus systems |
| Output Drive | ±6 mA min. - supports direct driving of 10 TTL loads or termination-matched PCB traces |
| Input Thresholds | VIH ≥ 2.0 V, VIL ≤ 0.8 V - guarantees reliable recognition of TTL logic levels without level shifters |
| Quiescent Current | 4 µA max. at TA = 25°C - enables low-static-power operation in battery-backed or always-on control logic |
| Operating Voltage | 4.5–5.5 V - compatible with standard 5 V supply rails and tolerant of ±5% regulation variation |
| ESD Protection | ±20 mA input diode current rating - withstands common handling and board-level transients per IEC 61000-4-2 Level 2 |
Pinout & Package
TSSOP14 (Thin Shrink Small Outline Package, 14-pin), 4.9 × 6.4 mm body, 0.65 mm pitch, exposed pad not present, JEDEC MO-153 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | G1–G4 (Output Enable) | Active-high control: drives associated Y output into high-Z when logic HIGH |
| 2, 5, 9, 12 | A1–A4 (Data Inputs) | CMOS/TTL-compatible inputs with hysteresis-free switching and ±20 mA fault current tolerance |
| 3, 6, 8, 11 | Y1–Y4 (Data Outputs) | 3-state buffered outputs with symmetrical sourcing/sinking capability (±6 mA min.) |
| 7 | GND | Reference ground for all I/O and internal logic; requires low-inductance connection to system plane |
| 14 | VCC | Positive supply (4.5–5.5 V); decoupling capacitor (100 nF ceramic) required within 5 mm |
Key Features
| Feature | Design Value |
|---|---|
| Balanced tPLH/tPHL | Propagation delays matched within ±1 ns (typ.), minimizing skew in parallel data paths |
| Symmetrical Output Impedance | |IOH| = IOL = 6 mA min., enabling consistent rise/fall times and reduced signal distortion |
| PIN & FUNCTION Compatible with 74 Series 125 | Drop-in replacement for legacy 74LS125/74HC125 in existing TSSOP footprints and logic designs |
| Wide Temperature Range | Specified from –55°C to +125°C - suitable for automotive engine control, industrial PLC backplanes, and avionics subsystems |
Applications
| Industrial Data Acquisition | Automotive Body Control Module |
|---|---|
Use Scenario: Isolating ADC/DAC data buses from microcontroller I/O during multi-channel sampling sequences. IC Role / Device Role / Timing Role: Quad 3-state buffer providing controlled bus access with <36 ns enable/disable timing to prevent data contention. Use Value: Eliminates need for external bus transceivers while maintaining signal integrity across 10+ cm PCB traces at 10 MHz. | Use Scenario: Interfacing 5 V sensor signals (e.g., door latch, seat position) to 3.3 V MCU GPIOs via level-tolerant buffering. IC Role / Device Role / Timing Role: TTL-compatible input stage translating legacy 5 V sensor logic to MCU-safe voltage domain without pull-up resistors. Use Value: VIH/VIL thresholds ensure noise-immune detection of mechanical switch closures even with 200 mV ripple on VCC. |
| Programmable Logic Controller Backplane | Test Equipment Signal Routing |
Use Scenario: Bidirectional data multiplexing between multiple I/O modules and central CPU over shared 8-bit data bus. IC Role / Device Role / Timing Role: Direction-controlled bus driver enabling time-sliced access with deterministic 13 ns propagation latency. Use Value: Enables cycle-accurate bus arbitration in real-time control loops with jitter <1 ns across all four channels. | Use Scenario: Reconfigurable signal path selection in automated test fixtures using FPGA-controlled enable lines. IC Role / Device Role / Timing Role: Low-skew, low-leakage (≤5 µA IOZ) buffer isolating DUT signals from measurement instrumentation during idle states. Use Value: Prevents loading-induced measurement drift in µV-range analog measurements by maintaining >10 MΩ off-state impedance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT125PW | TSSOP14 package, identical AC/DC specs, same pinout; TI's version has tighter VOH min. (4.2 V @ –6 mA) | Approved for use in TI-design reference schematics; slightly higher output voltage margin aids marginal TTL fanout | Select when sourcing from TI-authorized channels or requiring TI-specific qualification documentation |
| 74VHC125FT | Lower ICC (2 µA max.), faster tPD (9 ns typ.), but VIH = 3.5 V min. - not TTL-compatible | Requires 3.3 V logic interface; unsuitable for direct 5 V TTL interconnect without level shifting | Choose only for new 3.3 V-only designs prioritizing speed/power over legacy compatibility |
Compared with SN74HCT125PW and 74VHC125FT, the M74HCT125RM13TR uniquely balances TTL input compatibility, industrial temperature support, and proven field reliability in mixed-voltage industrial control systems - making it optimal for drop-in upgrades and long-lifecycle deployments.
Availability
M74HCT125RM13TR is available at Aetrix Electronics and suitable for industrial data acquisition, automotive body control modules, programmable logic controller backplanes, and test equipment signal routing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M74HCT125RM13TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing silicon solutions for automotive, industrial, and power management applications.
The M74HCT125 belongs to ST's high-speed HCT logic family, engineered specifically for seamless interoperability between CMOS microcontrollers and legacy TTL subsystems in harsh-environment control systems.
FAQ
What is the maximum clock frequency supported by M74HCT125RM13TR?
The device does not operate as a clocked element but as a combinational buffer. Its usable data rate depends on propagation delay and load: with tPD = 13 ns (typ.) and CL = 50 pF, it reliably supports asynchronous bus toggling up to ~30 MHz under light capacitive loading. System-level timing must account for worst-case 32 ns delay across temperature and voltage.
Can M74HCT125RM13TR drive a 50 Ω transmission line directly?
No - its 6 mA output drive corresponds to ~830 Ω effective impedance at 5 V, far above 50 Ω. Direct 50 Ω driving would cause severe overshoot, ringing, and excessive current draw (>100 mA). Use series termination (33–47 Ω) or dedicated line drivers for controlled-impedance traces.
Is the TSSOP14 package RoHS-compliant and lead-free?
Yes - M74HCT125RM13TR uses a lead-free, halogen-free TSSOP14 package conforming to RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1), with peak reflow temperature rated at 260°C.
Does the device support partial power-down (e.g., VCC = 0 V while inputs biased)?
No - applying input voltages outside GND–VCC violates Absolute Maximum Ratings. With VCC = 0 V, VI must remain between –0.5 V and 0 V. Input diodes will conduct if VI > 0.5 V, risking latch-up or damage. Always power VCC before asserting inputs.
M74HCT125RM13TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HCT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 6mA, 6mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
M74HCT125RM13TR FAQ
1.How can I place an order for M74HCT125RM13TR through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HCT125RM13TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HCT125RM13TR reliable?
The price and inventory of M74HCT125RM13TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HCT125RM13TR is usually 5 days.
3.What payment methods are accepted for M74HCT125RM13TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HCT125RM13TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HCT125RM13TR?
M74HCT125RM13TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HCT125RM13TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HCT125RM13TR?
For technical support, including M74HCT125RM13TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HCT125RM13TR requirements.
6.How does Aetrix verify that M74HCT125RM13TR is sourced from the original manufacturer or authorized distributors?
All M74HCT125RM13TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HCT125RM13TR meets industry standards.
7.What is the process for return or replacement of M74HCT125RM13TR?
All M74HCT125RM13TR units undergo pre-shipment inspection (PSI). If there is an issue with M74HCT125RM13TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HCT125RM13TR part is unused and in its original packaging.
Return procedure for M74HCT125RM13TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HCT125RM13TR Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

