STMicroelectronics M74HCT138B1R
- Part No.:
- M74HCT138B1R
- Manufacturer:
- STMicroelectronics
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
M74HCT138B1R.pdf
- Description:
- IC DECODER/DEMUX 1X3:8 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,831
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M74HCT138B1R from STMicroelectronics is a high-speed CMOS 3-to-8 line decoder with inverting outputs, used for address decoding in memory systems and I/O selection logic. It features tPD = 16 ns (typ.) at VCC = 4.5 V, symmetrical output drive (|IOH| = IOL = 4 mA min), and TTL-compatible inputs (VIH ≥ 2.0 V, VIL ≤ 0.8 V). Its three enable inputs (G1, G2A, G2B) support cascaded decoding in multi-chip memory maps.
For engineers reviewing the M74HCT138B1R datasheet, M74HCT138B1R pinout, M74HCT138B1R application, or M74HCT138B1R equivalent, key selection criteria include propagation delay matching across enable and address paths, guaranteed 4 mA output drive under 5 V operation, input voltage compatibility with legacy TTL buses, and DIP-16 mechanical fit for through-hole prototyping and industrial control backplanes.
Technical Context
The M74HCT138 implements active-low 3-input binary decoding with three independent enable controls: G1 (active-high), G2A and G2B (both active-low). All eight outputs (Y0–Y7) are inverted and driven to logic high when disabled - no output floats. The device uses silicon gate C2MOS technology, enabling TTL-level input thresholds while maintaining CMOS quiescent current (ICC ≤ 4 µA).
Propagation delays are balanced (tPLH ≅ tPHL) and specified separately for address-to-output (17 ns typ.), G1-to-output (16 ns typ.), and G2-to-output (19 ns typ.) paths under CL = 50 pF. Input capacitance is 10 pF max; power dissipation capacitance CPD is 52 pF, supporting accurate dynamic current estimation via ICC(opr) = CPD × VCC × fIN + ICC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - ensures stable operation with standard 5 V TTL/CMOS rails and tolerates ±5% supply variation. |
| tPD (G1→Y) | 16 ns (typ.) at VCC = 4.5 V - defines worst-case enable-to-output latency in cascaded decoder trees. |
| IOL / IOH | 4 mA (min.) - guarantees reliable interfacing with TTL loads or multiple 74-series inputs without external buffers. |
| VIH / VIL | 2.0 V (min.) / 0.8 V (max.) - enables direct connection to 5 V TTL outputs without level-shifting. |
| ICC (Quiescent) | 4 µA (max.) at TA = 25°C - supports low-static-power system design in battery-backed or standby-critical applications. |
| Operating Temp | –55°C to +125°C - qualified for extended industrial and automotive under-hood environments. |
| CPD | 52 pF - allows precise dynamic power calculation for clocked address decode circuits up to ~10 MHz. |
Pinout & Package
Package: Plastic DIP-16 (0.300" wide), 16-pin dual in-line package with 2.54 mm pitch, suitable for through-hole PCB assembly and socket-based test fixtures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | A, B, C | Binary address select inputs - determine active output Y0–Y7 when device is enabled. |
| 4, 5 | G2A, G2B | Active-low enable inputs - both must be low for decoding; used for hierarchical enable chaining. |
| 6 | G1 | Active-high enable input - complements G2A/G2B for flexible enable logic (e.g., /CS ∧ A15). |
| 7, 9–15 | Y0–Y7 | Inverting decoded outputs - only one low at a time when enabled; all high when disabled. |
| 8 | GND | Ground reference - return path for all input/output currents and internal logic. |
| 16 | VCC | Positive supply - powers internal logic and output drivers; bypass capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Pin- and function-compatible with 74LS138 | Direct drop-in replacement for legacy TTL decoders without redesigning enable logic or layout. |
| Symmetrical output impedance | Ensures matched rise/fall times and consistent timing margins across all Y0–Y7 outputs. |
| Balanced propagation delays | tPLH ≅ tPHL minimizes skew between rising and falling edges in synchronous decode paths. |
| ESD-protected inputs | Integrated protection circuits withstand ≥2 kV HBM, reducing need for external transient suppression. |
| Cascade-ready enable architecture | Three independent enables (G1, G2A, G2B) simplify multi-level address decoding in 64 KB+ memory systems. |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
Use Scenario: Decoding 16-bit address bus to select one of eight 8 KB memory banks in an 80C86-based embedded controller. IC Role / Device Role / Timing Role: Primary address decoder generating chip-select signals for SRAM/ROM devices with strict setup/hold timing relative to /RD and /WR. Use Value: 16 ns G1→Y delay ensures CS assertion meets 50 ns minimum /RD setup in 8 MHz CPU systems. | Use Scenario: Selecting UART, ADC, or GPIO expansion ICs on a shared 8-bit data bus in an industrial PLC backplane. IC Role / Device Role / Timing Role: Bus interface decoder asserting individual /CS lines based on upper address bits A2–A0, synchronized with bus control strobes. Use Value: TTL-compatible inputs interface directly to microcontroller address latches without level shifters. |
| Cascaded Decoder Tree | Legacy System Emulation |
Use Scenario: Building a 4-to-16 line decoder using two M74HCT138B1Rs and a NAND gate to expand address space in retro-computing hardware. IC Role / Device Role / Timing Role: First-stage decoder enables second-stage units via G1/G2 controls; output skew <1 ns ensures glitch-free bank switching. Use Value: Matched tPLH/tPHL and 19 ns G2→Y delay allow predictable inter-stage timing without added wait states. | Use Scenario: Replacing obsolete 74LS138 in repair of vintage test equipment where board space and pinout are fixed. IC Role / Device Role / Timing Role: Drop-in functional replacement preserving original signal timing, power delivery, and thermal profile. Use Value: Identical DIP-16 footprint and 4 mA output drive maintain compatibility with existing load networks and PCB traces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HCT138N | Same logic function, 16 ns tPD (G1→Y), but rated only to +85°C operating range. | Limited to commercial/industrial ambient; not suitable for extended temperature deployments. | Select when cost sensitivity outweighs extended temp requirement and board layout allows SOIC-to-DIP adapter. |
| 74VHC138N | Lower VCC range (2–5.5 V), faster tPD = 10.5 ns (typ.), but VIH = 3.5 V min - not TTL-compatible. | Requires level-shifting when interfacing with 5 V TTL sources; unsuitable for mixed-voltage legacy buses. | Prefer for new low-voltage designs where speed > compatibility and supply is regulated at 3.3 V. |
Compared with SN74HCT138N and 74VHC138N, the M74HCT138B1R uniquely combines full –55°C to +125°C operation, true TTL input thresholds, and DIP-16 packaging - making it the only choice for ruggedized, drop-in legacy replacements in military, avionics, and industrial control systems.
Availability
M74HCT138B1R is available at Aetrix Electronics and suitable for memory address decoding, peripheral selection logic, cascaded decoder trees, and legacy system emulation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for M74HCT138B1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The M74HCT138 belongs to ST's high-speed CMOS logic family, engineered specifically for pin-compatible upgrades of legacy 74LS logic in systems demanding lower power, wider temperature operation, and improved noise immunity.
FAQ
Is M74HCT138B1R compatible with 5 V TTL logic families?
Yes. Its input thresholds meet TTL specifications: VIH ≥ 2.0 V (min) and VIL ≤ 0.8 V (max) over VCC = 4.5–5.5 V. Output drive strength (4 mA min) matches 74LS fan-out requirements, enabling direct interface with 74LS, 74F, and other 5 V TTL devices without level shifters or pull-ups.
What is the maximum clock frequency supported for address decoding?
The M74HCT138 is not a clocked device, but its propagation delay (16 ns typ. G1→Y) sets the upper bound for address transition rates. For reliable decoding, address stability must be maintained for ≥30 ns before and after enable assertion - supporting effective address update rates up to ~15 MHz in static memory systems with appropriate timing margins.
Does M74HCT138B1R require external pull-up resistors on outputs?
No. Outputs are actively driven high (IOH ≥ 4 mA) and low (IOL ≥ 4 mA); no pull-ups are needed. However, if interfacing with open-collector loads or wired-AND configurations, external pull-ups may be required - but this is not inherent to the M74HCT138B1R's operation.
Can M74HCT138B1R operate from a 3.3 V supply?
No. Its recommended VCC range is strictly 4.5 V to 5.5 V. At 3.3 V, input thresholds (VIH = 2.0 V min) become marginal, and output drive degrades significantly below specification. For 3.3 V systems, consider the 74LVC138 or 74AHC138, which are designed for 3.3 V operation.
M74HCT138B1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74HCT
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 4mA, 4mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
M74HCT138B1R FAQ
1.How can I place an order for M74HCT138B1R through Aetrix?
Please submit a Request for Quotation (RFQ) for M74HCT138B1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M74HCT138B1R reliable?
The price and inventory of M74HCT138B1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M74HCT138B1R is usually 5 days.
3.What payment methods are accepted for M74HCT138B1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M74HCT138B1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M74HCT138B1R?
M74HCT138B1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M74HCT138B1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M74HCT138B1R?
For technical support, including M74HCT138B1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M74HCT138B1R requirements.
6.How does Aetrix verify that M74HCT138B1R is sourced from the original manufacturer or authorized distributors?
All M74HCT138B1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M74HCT138B1R meets industry standards.
7.What is the process for return or replacement of M74HCT138B1R?
All M74HCT138B1R units undergo pre-shipment inspection (PSI). If there is an issue with M74HCT138B1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M74HCT138B1R part is unused and in its original packaging.
Return procedure for M74HCT138B1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M74HCT138B1R Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

