My Inquiry
My Account
STMicroelectronics M93C46-WDW6TP
- Part No.:
- M93C46-WDW6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M93C46-WDW6TP.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:47,830
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M93C46-WDW6TP from STMicroelectronics is a 1-Kbit serial EEPROM with MICROWIRE™ interface, configurable as 128 × 8-bit or 64 × 16-bit memory, operating from 2.5 V to 5.5 V supply and supporting up to 2 MHz clock frequency. It delivers byte/word/page write in ≤5 ms, features READY/BUSY signaling, and is used for parameter storage in industrial controllers and embedded boot configuration.
For engineers reviewing the M93C46-WDW6TP datasheet, M93C46-WDW6TP pinout, M93C46-WDW6TP application, or M93C46-WDW6TP equivalent, key selection criteria include its dual x8/x16 organization, 4 million write cycles at 25°C, 200-year data retention, SO8N package compatibility, and MICROWIRE™ bus timing compliance per DS1077 Rev 20.
Technical Context
The M93C46-WDW6TP implements a static CMOS-based serial EEPROM architecture with on-chip clock pulse counter for noise immunity and hardware-level write protection via WEN/WDS instructions. Its ORG pin selects memory organization (x8 when grounded, x16 when open/VCC), directly affecting address width (7-bit for x8, 6-bit for x16) and instruction cycle count (18 vs. 25 clocks for WRITE).
It uses a single-ended serial bus with dedicated S (chip select), C (clock), D (data in), Q (data out), and ORG (organization) terminals. Internal power-on reset (POR) prevents spurious writes during power ramp, and READY/BUSY status is signaled via Q output during self-timed erase/write operations - no external polling delay required beyond tW (max 5 ms).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1024 bits (128 bytes or 64 words) |
| Interface protocol | MICROWIRE™ serial bus (3-wire + ORG control) |
| Supply voltage | 2.5 V to 5.5 V - supports direct connection to 3.3 V or 5 V logic domains without level shifters |
| Max clock frequency | 2 MHz - enables fast configuration reads in real-time systems (e.g., <5 µs per byte) |
| Write endurance | 4,000,000 cycles at 25°C - suitable for firmware parameter logging with daily updates over >10 years |
| Data retention | 200 years at 55°C - ensures long-term reliability in sealed industrial enclosures |
| Operating temperature | –40 °C to +85 °C - qualified for extended industrial ambient environments |
| ESD rating | 4000 V HBM - robust against handling and board-level ESD events |
Pinout & Package
Package: SO8N (150 mil width), 8-pin small-outline integrated circuit, ECOPACK2-compliant, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Must be stable within 2.5–5.5 V; decoupling capacitor (10–100 nF) required near pin |
| VSS | Ground reference | Return path for all internal circuits; low-impedance connection essential for noise immunity |
| S | Chip select input | Active-high enable; must be pulled low during power-up to prevent inadvertent writes |
| C | Serial clock input | Rising-edge sampled; external pull-down recommended if MCU enters high-Z state during reset |
| D | Serial data input | Carries start bit, op-code, address, and data; sampled on rising edge of C |
| Q | Serial data output / READY-BUSY indicator | Outputs data during READ; drives LOW during programming (BUSY), HIGH when ready (READY) |
| ORG | Organization select input | Ground = x8 mode (128-byte); open/VCC = x16 mode (64-word); sets address width and instruction length |
| DU | Do-not-use test pin | No functional role; may be left floating, tied to VCC, or tied to VSS - no electrical impact |
Key Features
| Feature | Design Value |
|---|---|
| Dual memory organization | Hardware-selectable x8 (byte) or x16 (word) addressing via ORG pin - eliminates software remapping overhead |
| Self-timed write cycle | ≤5 ms max byte/page write with automatic erase-before-write - removes need for external timing control |
| READY/BUSY signaling | Q pin asserts BUSY (LOW) during internal programming - enables synchronous polling without fixed delays |
| Clock pulse counter | Validates exact clock count per instruction (e.g., 18 for WRITE in x8 mode) - rejects corrupted commands due to noise glitches |
| Hardware write protection | WEN/WDS instructions disable/enable erase/write - prevents accidental overwrites without software lock bits |
| Initial delivery state | All memory bits = 1 (0xFF per byte) - simplifies first-use initialization and blank-check verification |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) Trim Settings |
|---|---|
|
Use Scenario: Storing calibrated sensor offsets, I/O mapping, and user-defined logic parameters in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during field reprogramming via MICROWIRE™-compatible MCU GPIO. Use Value: Dual x8/x16 organization allows compact storage of mixed 8-bit calibration values and 16-bit scaling factors without external address decoding logic. |
Use Scenario: Retaining seat position, mirror angle, and lighting preferences across vehicle ignition cycles. IC Role / Device Role / Timing Role: Parameter EEPROM interfaced to 8-bit automotive MCU via dedicated MICROWIRE™ peripheral; accessed during wake-up sequence. Use Value: 200-year data retention and –40°C to +85°C operation ensure settings persist over full vehicle lifetime without battery backup. |
| Medical Infusion Pump Calibration Data | Smart Energy Meter Firmware Parameters |
|
Use Scenario: Holding flow-rate calibration coefficients, alarm thresholds, and usage logs subject to regulatory traceability requirements. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage element with hardware write-disable; accessed only during maintenance mode. Use Value: 4 million write cycles support daily recalibration logging for >10 years; READY/BUSY signaling guarantees deterministic write completion before next command. |
Use Scenario: Storing tariff tables, metering constants, and communication keys in ANSI C12.22-compliant utility meters. IC Role / Device Role / Timing Role: Trusted nonvolatile memory co-located with metrology SoC; programmed during factory calibration and field firmware updates. Use Value: ECOPACK2 packaging and 4 kV HBM ESD rating withstand harsh metering environments; SO8N footprint enables compact PCB layout with minimal routing stubs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT93C46D-SSH-T | Same 1-Kbit MICROWIRE™ interface, but operates from 1.8 V to 5.5 V; lacks ORG pin - fixed x8 organization only | Requires software adaptation for x16 access; better suited for ultra-low-voltage designs where dual organization is unnecessary | Select if system runs below 2.5 V or if x16 mode is unused; verify timing margins at 1.8 V |
| M93C46-WMN6TP | Identical electrical specs and pinout, but in TSSOP8 (169 mil) package instead of SO8N | Offers smaller footprint and improved thermal performance; requires PCB land pattern revision | Choose for space-constrained layouts or enhanced thermal dissipation in high-density assemblies |
Compared with AT93C46D-SSH-T, M93C46-WDW6TP provides hardware-configurable memory width and higher minimum VCC, enabling simpler integration in 3.3 V/5 V systems; versus M93C46-WMN6TP, it offers identical functionality in a wider SO8N body preferred for manual assembly and thermal stability.
Availability
M93C46-WDW6TP is available at Aetrix Electronics and suitable for industrial PLCs, automotive BCMs, medical infusion pumps, and smart energy meters requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for M93C46-WDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and nonvolatile memory solutions for industrial, automotive, and consumer markets.
The M93Cxx series is part of ST's serial EEPROM product line, designed specifically for reliable, low-pin-count configuration storage in resource-constrained embedded systems requiring proven endurance and long-term data integrity.
FAQ
What is the function of the ORG pin on M93C46-WDW6TP?
The ORG pin selects memory organization: grounded (VSS) configures the device as 128 × 8-bit (x8), while open or tied to VCC configures it as 64 × 16-bit (x16). This changes the address width (7-bit vs. 6-bit), instruction length, and data transfer format - no software remapping is needed. During standby, ORG must be fixed at VSS or VCC to minimize quiescent current.
How does the READY/BUSY signal work on M93C46-WDW6TP?
The Q pin serves dual purpose: it outputs data during READ and signals READY/BUSY during programming. When S is high and an erase/write is active, Q drives LOW (BUSY); when complete, Q drives HIGH (READY). This occurs after tW (≤5 ms), and no external delay is required - the status is valid immediately upon Q transition, enabling precise synchronization without fixed timeouts.
Can M93C46-WDW6TP be used with a 1.8 V microcontroller?
No - M93C46-WDW6TP is a "-W" variant rated for 2.5 V to 5.5 V supply only. Using it with a 1.8 V controller violates VCC(min) and risks unreliable operation or failure to recognize logic levels. For 1.8 V systems, select the "-R" variant (e.g., M93C46-RDW6TP), which supports 1.8 V to 5.5 V and shares identical pinout and instruction set.
What happens if the Chip Select (S) signal is not pulled low during power-up?
If S floats or remains high during VCC ramp, the device may interpret noise as valid instructions, risking unintended writes. ST specifies a pull-down resistor on S to ensure it stays at VSS until firmware initializes the bus. The internal POR circuit holds the device in standby until VCC exceeds threshold (~1.5 V), but S must be stable to prevent spurious activation before initialization completes.
M93C46-WDW6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M93C46-WDW6TP FAQ
1.How can I place an order for M93C46-WDW6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M93C46-WDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M93C46-WDW6TP reliable?
The price and inventory of M93C46-WDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M93C46-WDW6TP is usually 5 days.
3.What payment methods are accepted for M93C46-WDW6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M93C46-WDW6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M93C46-WDW6TP?
M93C46-WDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M93C46-WDW6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M93C46-WDW6TP?
For technical support, including M93C46-WDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M93C46-WDW6TP requirements.
6.How does Aetrix verify that M93C46-WDW6TP is sourced from the original manufacturer or authorized distributors?
All M93C46-WDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M93C46-WDW6TP meets industry standards.
7.What is the process for return or replacement of M93C46-WDW6TP?
All M93C46-WDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M93C46-WDW6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M93C46-WDW6TP part is unused and in its original packaging.
Return procedure for M93C46-WDW6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M93C46-WDW6TP Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
