STMicroelectronics M93C76-RMN3TP/K
- Part No.:
- M93C76-RMN3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M93C76-RMN3TP/K.pdf
- Description:
- IC EEPROM 4KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:6,421
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M93C76-RMN3TP/K from STMicroelectronics is an automotive-grade 8-Kbit serial EEPROM with MICROWIRE™ interface, organized as 1024 × 8-bit or 512 × 16-bit, operating from 1.8 V to 5.5 V across −40 °C to +125 °C. It supports byte/word write in ≤4 ms, features READY/BUSY signaling on Q pin, and delivers 4 million write cycles at 25 °C for infotainment configuration storage.
For engineers reviewing the M93C76-RMN3TP/K datasheet, M93C76-RMN3TP/K pinout, M93C76-RMN3TP/K application, or M93C76-RMN3TP/K equivalent, this page provides verified technical context, validated pin functions, automotive-qualified endurance/reliability data, and real-world use cases in body control modules and ADAS sensor calibration.
Technical Context
The M93C76-RMN3TP/K implements a synchronous MICROWIRE™ protocol with start-bit–driven instruction framing, supporting READ, WRITE, WEN/WDS, ERASE, ERAL, and WRAL commands. Its dual x8/x16 organization is selected via the ORG pin (VSS = byte mode, open/VCC = word mode), and internal address auto-increment enables sequential read streams up to full memory size.
Write operations are self-timed with BUSY status signaled on Q while S is high; no external erase cycle is required prior to WRITE. The device includes Power-on Data Protection and POR circuitry to prevent spurious writes during power ramp-up/down, and supports static (0 Hz) to 2 MHz clock rates with guaranteed timing margins per AC characteristics table.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8 Kbit (1024 bytes or 512 words) |
| Interface | MICROWIRE™ serial bus (3-wire: S, C, D/Q) |
| Supply voltage | 1.8 V to 5.5 V - enables direct connection to 1.8 V, 3.3 V, or 5 V MCU I/O domains |
| Operating temperature | −40 °C to +125 °C - AEC-Q100 Grade 1 qualified for under-hood and cabin electronics |
| Write time | ≤4 ms per byte or word - deterministic programming latency for real-time firmware parameter updates |
| Endurance | 4 million write cycles at 25 °C - supports frequent recalibration logging in telematics units |
| Data retention | 50 years at 125 °C - ensures long-term reliability in automotive life-cycle deployments |
Pinout & Package
Package: SO8 narrow (MN), 150 mil body width, RoHS-compliant and Halogen-free (ECOPACK2®).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip Select Input | Active-low enable; must be held low during instruction execution and high-impedance otherwise |
| C | Serial Clock Input | Synchronous edge-triggered clock; supports 0 Hz to 2 MHz; pull-down recommended during MCU reset |
| D | Serial Data Input | Instruction/address/data input; sampled on rising edge of C; requires stable setup/hold timing |
| Q | Serial Data Output / BUSY indicator | Outputs data during READ; outputs BUSY (low) or READY (high) during programming when S is high |
| ORG | Organization Select Input | VSS = x8 mode (1024-byte); open or VCC = x16 mode (512-word); sets memory mapping at power-up |
| VCC | Supply Voltage | 1.8–5.5 V DC; requires local 10–100 nF decoupling capacitor near pin |
| VSS | Ground | Reference return path; must be low-impedance and tied to system ground plane |
| NC | No Connect | Pin 8 (DU) - reserved for ST test; may be left floating, tied to VCC, or tied to VSS |
Key Features
| Feature | Design Value |
|---|---|
| Dual x8/x16 memory organization | Configurable via ORG pin to match host MCU data bus width without software remapping |
| READY/BUSY signaling on Q pin | Enables polling-based write completion detection without interrupt lines or fixed delay timers |
| Power-on Data Protection | Hardware POR blocks all instructions until VCC stabilizes above threshold, preventing corruption during cold cranking |
| AEC-Q100 Grade 1 qualification | Validated for automotive environments including thermal cycling, vibration, and ESD (≥4 kV HBM) |
| ECOPACK2® packaging | RoHS-compliant and halogen-free SO8 package meeting automotive environmental compliance requirements |
Applications
| Body Control Module (BCM) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing door lock configuration, mirror position presets, and lighting profiles across vehicle lifecycle. IC Role / Device Role / Timing Role: Non-volatile parameter storage with byte-level update capability and guaranteed 125 °C operation near fuse boxes. Use Value: Enables field-updatable personalization without requiring full ECU reflash; 4M write cycles support >10 years of daily user adjustments. | Use Scenario: Retaining calibrated offsets for radar sensors after ignition cycle, surviving engine bay thermal transients. IC Role / Device Role / Timing Role: High-reliability shadow memory for critical sensor compensation tables, accessed via MCU SPI-to-MICROWIRE bridge. Use Value: Eliminates need for external backup battery; 50-year data retention at 125 °C ensures calibration persistence over full vehicle service life. |
| Instrument Cluster | Telematics Control Unit (TCU) |
Use Scenario: Saving odometer value, service interval counters, and driver profile settings with tamper resistance. IC Role / Device Role / Timing Role: Secure, low-power EEPROM interfaced directly to cluster MCU for real-time mileage logging. Use Value: Write-protection via WEN/WDS prevents accidental overwrite during CAN message bursts; 1.8 V operation allows direct connection to LP microcontrollers. | Use Scenario: Logging cellular module IMEI, SIM lock status, and firmware version history across network handovers. IC Role / Device Role / Timing Role: Persistent event logger with sequential write capability and BUSY polling for deterministic OTA update sequencing. Use Value: 2 MHz clock rate enables fast parameter dump during diagnostics; 4 ms write time minimizes radio interruption windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF041A-SSH-T | Quad SPI interface, 4 Mbit density, no ORG pin, requires SPI command set | Higher bandwidth but incompatible protocol; needs MCU driver rewrite and layout change | Select only if migrating to SPI-based architecture with higher throughput needs |
| M95M02-RMN6TP | 2 Mbit SPI EEPROM, same SO8 package, 5.5 V max, but only rated to 85 °C industrial range | Lacks AEC-Q100 qualification and 125 °C operation; unsuitable for under-hood placement | Acceptable for non-automotive or cabin-only applications where temperature stress is lower |
Compared with AT25DF041A-SSH-T and M95M02-RMN6TP, the M93C76-RMN3TP/K uniquely combines MICROWIRE™ compatibility, AEC-Q100 Grade 1 qualification, dual x8/x16 organization, and guaranteed 125 °C operation - making it the only drop-in solution for legacy automotive designs requiring pin- and protocol-level replacement without firmware or layout changes.
Availability
M93C76-RMN3TP/K is available at Aetrix Electronics and suitable for body control modules, ADAS sensor calibration, instrument clusters, and telematics control units requiring stable component supply across automotive production lifecycles.
Supply support for M93C76-RMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory products for automotive, industrial, and consumer markets.
The M93Cx6-A125 product line delivers AEC-Q100 qualified serial EEPROMs optimized for automotive subsystems requiring extended temperature operation, high endurance, and robustness against power supply transients.
FAQ
What is the function of the ORG pin on M93C76-RMN3TP/K?
The ORG pin selects memory organization: connecting ORG to VSS configures the device as 1024 × 8-bit (x8), while leaving it open or tying it to VCC configures it as 512 × 16-bit (x16). This setting determines address bit count (11 vs. 10 bits) and data width per access, and must be stable before power-up to ensure correct initialization and minimal standby current.
How does the READY/BUSY signal work on the Q pin?
When S is high during a write/erase operation, the Q pin outputs LOW (BUSY) until programming completes, then transitions HIGH (READY). This allows polling without interrupts or fixed delays. During READ, Q outputs data bits; BUSY/READY behavior is disabled unless S remains asserted post-instruction, per datasheet Figure 5 timing diagrams.
Is M93C76-RMN3TP/K compatible with standard SPI interfaces?
No - it uses the MICROWIRE™ protocol (a subset of SPI with 3-wire, start-bit–driven framing), not standard SPI. It lacks MOSI/MISO separation and requires specific start-bit + op-code + address sequences per Table 7. Direct SPI master connection will fail without protocol translation or dedicated MICROWIRE™ driver firmware.
What is the purpose of the NC (pin 8) on the SO8 package?
Pin 8 is marked DU (Do Not Use) and reserved for STMicroelectronics factory testing. It has no functional role in normal operation and may be left unconnected, tied to VCC, or tied to VSS without affecting device behavior. PCB layout should avoid routing signals to this pin to prevent unintended coupling or ESD paths.
M93C76-RMN3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8, 256 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M93C76-RMN3TP/K FAQ
1.How can I place an order for M93C76-RMN3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M93C76-RMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M93C76-RMN3TP/K reliable?
The price and inventory of M93C76-RMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M93C76-RMN3TP/K is usually 5 days.
3.What payment methods are accepted for M93C76-RMN3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M93C76-RMN3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M93C76-RMN3TP/K?
M93C76-RMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M93C76-RMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M93C76-RMN3TP/K?
For technical support, including M93C76-RMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M93C76-RMN3TP/K requirements.
6.How does Aetrix verify that M93C76-RMN3TP/K is sourced from the original manufacturer or authorized distributors?
All M93C76-RMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M93C76-RMN3TP/K meets industry standards.
7.What is the process for return or replacement of M93C76-RMN3TP/K?
All M93C76-RMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M93C76-RMN3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M93C76-RMN3TP/K part is unused and in its original packaging.
Return procedure for M93C76-RMN3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M93C76-RMN3TP/K Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
