My Inquiry
My Account
STMicroelectronics M93C86-RMN3TP/K
- Part No.:
- M93C86-RMN3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M93C86-RMN3TP/K.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:76,567
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M93C86-RMN3TP/K from STMicroelectronics is an automotive-grade 16-Kbit serial EEPROM with MICROWIRE™ interface, organized as 2048 × 8-bit or 1024 × 16-bit, operating from 1.8 V to 5.5 V across −40 °C to +125 °C, and featuring 4 million write cycles at 25 °C. It delivers byte/word write in ≤4 ms, supports sequential read, and includes READY/BUSY signaling via Q pin for real-time programming status-used in engine control units for calibration storage and fault log retention.
For engineers reviewing the M93C86-RMN3TP/K datasheet, M93C86-RMN3TP/K pinout, M93C86-RMN3TP/K application, or M93C86-RMN3TP/K equivalent, key selection criteria include AEC-Q100 Grade 1 qualification, dual x8/x16 organization flexibility, SO8 narrow (150 mil) RoHS-compliant packaging, and guaranteed 50-year data retention at 125 °C.
Technical Context
The M93C86-RMN3TP/K implements a synchronous serial MICROWIRE™ bus protocol with three primary control signals: Chip Select (S), Serial Clock (C), and Serial Data I/O (D/Q). It uses an internal address register incremented automatically during sequential reads, and supports both byte- and word-level addressing depending on ORG pin state (VSS = x8, open/VCC = x16).
Write operations are self-timed and require prior WEN instruction; BUSY status is signaled on Q pin while S is high. The device integrates Power-on Reset (POR) and low-VCC write inhibition to prevent corruption during power transitions, and supports WRAL/ERAL instructions for bulk programming and erasure without external timing control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit or 1024 × 16-bit) |
| Interface | MICROWIRE™ serial bus (3-wire: S, C, D/Q) |
| Supply voltage | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers |
| Operating temperature | −40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive use |
| Write time | ≤4 ms per byte or word - allows deterministic firmware update latency in safety-critical systems |
| Data retention | 50 years at 125 °C - ensures calibration data integrity over full vehicle lifetime without refresh |
| Endurance | 4 million write cycles at 25 °C - supports frequent logging in diagnostic and adaptive control applications |
Pinout & Package
Package: SO8 narrow (150 mil body width), RoHS-compliant and Halogen-free ECOPACK2®.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip Select Input | Active-low enable; must be held high during BUSY polling on Q pin |
| C | Serial Clock Input | Synchronous edge-triggered clock (max 2 MHz); rising edge samples D, shifts Q |
| D | Serial Data Input | Accepts instruction op-codes, addresses, and write data; sampled on C rising edge |
| Q | Serial Data Output / BUSY Indicator | Outputs read data or '0' during programming (BUSY), '1' when ready (READY) |
| ORG | Organization Select Input | VSS → x8 mode; open or VCC → x16 mode; sets memory access granularity |
| VCC | Supply Voltage | 1.8–5.5 V power rail; requires local 10–100 nF decoupling capacitor |
| VSS | Ground | Reference return path; must be connected before S activation |
| DU | Do Not Use | Reserved test pin; may be left floating, tied to VCC, or grounded - no functional impact |
Key Features
| Feature | Design Value |
|---|---|
| READY/BUSY signaling | Real-time status feedback on Q pin eliminates need for fixed delay timers in host firmware |
| Dual memory organization | Hardware-selectable x8 or x16 mode via ORG pin - simplifies migration between 8-bit and 16-bit MCU platforms |
| Power-on Write Protection | Integrated POR and low-VCC lockout prevent spurious writes during brown-out or startup transients |
| Bulk erase/write support | ERAL and WRAL instructions enable full-memory initialization in single command - reduces bootloader overhead |
| Enhanced ESD protection | Robustness against >4 kV HBM - critical for assembly handling and in-vehicle EMI environments |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing and updating fuel injection maps, ignition timing curves, and OBD-II fault codes across vehicle lifetime. IC Role / Device Role / Timing Role: Nonvolatile configuration and event logging storage with deterministic 4 ms write latency and 50-year retention at 125 °C. Use Value: Enables field-upgradable calibration without external backup power or complex wear-leveling firmware. | Use Scenario: Recording sensor fusion parameters, camera calibration offsets, and radar alignment data in parking assist and lane-keeping modules. IC Role / Device Role / Timing Role: High-reliability parameter storage interfaced directly to ADAS SoC via MICROWIRE™, leveraging x16 mode for faster map loading. Use Value: Eliminates need for external FRAM or battery-backed SRAM while meeting ASIL-B data integrity requirements. |
| Body Control Module (BCM) | Electric Power Steering (EPS) |
Use Scenario: Retaining user preferences (window position, mirror angle, seat settings) and door lock configuration across ignition cycles. IC Role / Device Role / Timing Role: Low-power EEPROM accessed by 8-bit MCU over MICROWIRE™; ORG pin set to x8 for byte-aligned access to small config fields. Use Value: Reduces BOM count by replacing discrete OTP fuses and simplifies production programming with standard serial commands. | Use Scenario: Storing torque sensor zero-point compensation values and motor phase alignment data that must survive 15+ year service life. IC Role / Device Role / Timing Role: AEC-Q100 Grade 1 qualified nonvolatile memory supporting 1.8 V I/O compatibility with EPS MCU and 4 million write cycles for recalibration events. Use Value: Guarantees steering system safety compliance without periodic memory replacement or recalibration campaigns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25160B-SSHL-T | SPI interface (not MICROWIRE™); 16 Kbit, 2.5–5.5 V supply; 1 million write cycles at 85 °C | Lacks READY/BUSY pin - requires fixed 5 ms timeout; not AEC-Q100 qualified | Select only if host MCU lacks MICROWIRE™ peripheral but has SPI and operates outside automotive temperature range. |
| M95160-RMN6TP | Same ST family, SPI interface variant; identical 16 Kbit density and AEC-Q100 Grade 1 rating | Requires different instruction set and clock polarity; no ORG pin - fixed x8 organization | Choose when migrating legacy SPI-based designs to automotive grade; verify timing margins for 20 MHz SPI vs. 2 MHz MICROWIRE™. |
Compared with AT25160B-SSHL-T and M95160-RMN6TP, the M93C86-RMN3TP/K uniquely provides MICROWIRE™ compatibility, hardware-selectable x8/x16 organization, and READY/BUSY signaling - making it the only option for legacy automotive MCUs with dedicated MICROWIRE™ controllers requiring deterministic write completion detection.
Availability
M93C86-RMN3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS modules, body control systems, and electric power steering applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for M93C86-RMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.
The M93Cx6-A125 series is part of ST's automotive EEPROM portfolio, engineered specifically for AEC-Q100 Grade 1 operation in harsh under-hood environments where reliability, data retention, and interface simplicity are critical.
FAQ
What is the function of the ORG pin on M93C86-RMN3TP/K?
The ORG pin selects memory organization: tied to VSS enables x8 (byte-wide) access (2048 bytes), while left open or pulled to VCC enables x16 (word-wide) access (1024 words). This hardware-selectable mode allows one device to serve both 8-bit and 16-bit MCU architectures without firmware changes, and must be set before entering standby to minimize quiescent current.
How does the READY/BUSY signal work on the Q pin?
When S is high and a write/erase operation is active, the Q pin outputs logic '0' (BUSY); when complete, it outputs '1' (READY). This replaces fixed-delay polling, enabling host firmware to wait dynamically for completion. The signal is only valid during S high and does not interfere with read data output, which also appears on Q after the initial dummy bit.
Is M93C86-RMN3TP/K compatible with standard SPI interfaces?
No - it uses the MICROWIRE™ protocol (a subset of SPI with fixed CPOL=0, CPHA=0, and 3-wire operation), not generic SPI. While pinout overlaps (S, C, D/Q), the instruction encoding, start-bit requirement, and ORG pin dependency make it incompatible with standard SPI flash or EEPROM drivers. Dedicated MICROWIRE™ controller or bit-banged GPIO implementation is required.
What is the purpose of the DU pin, and how should it be handled?
The DU (Do Not Use) pin is reserved for STMicroelectronics factory testing and contributes no function in normal operation. It may be left unconnected, tied to VCC, or grounded - all configurations are electrically safe and do not affect performance, reliability, or qualification. PCB layout should avoid routing signals to this pin to prevent accidental coupling.
M93C86-RMN3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M93C86-RMN3TP/K FAQ
1.How can I place an order for M93C86-RMN3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M93C86-RMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M93C86-RMN3TP/K reliable?
The price and inventory of M93C86-RMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M93C86-RMN3TP/K is usually 5 days.
3.What payment methods are accepted for M93C86-RMN3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M93C86-RMN3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M93C86-RMN3TP/K?
M93C86-RMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M93C86-RMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M93C86-RMN3TP/K?
For technical support, including M93C86-RMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M93C86-RMN3TP/K requirements.
6.How does Aetrix verify that M93C86-RMN3TP/K is sourced from the original manufacturer or authorized distributors?
All M93C86-RMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M93C86-RMN3TP/K meets industry standards.
7.What is the process for return or replacement of M93C86-RMN3TP/K?
All M93C86-RMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M93C86-RMN3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M93C86-RMN3TP/K part is unused and in its original packaging.
Return procedure for M93C86-RMN3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M93C86-RMN3TP/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
