STMicroelectronics M93C86-WMN6TP
- Part No.:
- M93C86-WMN6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M93C86-WMN6TP.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:12,002
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M93C86-WMN6TP from STMicroelectronics is a 16-Kbit MICROWIRE™-interface serial EEPROM with dual x8/x16 organization, operating from 2.5 V to 5.5 V supply and supporting up to 2 MHz clock frequency. It delivers byte/word/page write within 5 ms, features READY/BUSY signaling, and is rated for -40 °C to +85 °C operation in SO8N package - used for configuration storage in industrial controllers and embedded boot loaders.
For engineers reviewing the M93C86-WMN6TP datasheet, M93C86-WMN6TP pinout, M93C86-WMN6TP application, or M93C86-WMN6TP equivalent, key selection criteria include its 16-Kbit capacity, ORG-selectable memory width, fast 5 ms write cycle, 4 million write endurance, and SO8N package compatibility with legacy PCB footprints.
Technical Context
The M93C86-WMN6TP implements a synchronous serial MICROWIRE™ interface with Chip Select (S), Serial Clock (C), Serial Data In (D), Serial Data Out (Q), and Organization Select (ORG) control. Its internal architecture supports static operation (0 Hz minimum clock) and includes on-chip clock pulse counter for glitch immunity during instruction framing.
Memory organization is dynamically configurable: ORG = high selects 1024-word × 16-bit mode (10-bit address), ORG = low selects 2048-byte × 8-bit mode (11-bit address). All write operations are self-timed and automatically preceded by erase; READY/BUSY status is signaled via Q output during programming cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 bytes or 1024 words), enabling compact non-volatile storage for firmware parameters or calibration data |
| Interface protocol | MICROWIRE™ serial bus (3-wire: S, C, D/Q), compatible with legacy microcontrollers lacking SPI hardware |
| Supply voltage | 2.5 V to 5.5 V - supports direct integration into 3.3 V and 5 V systems without level-shifting |
| Write cycle time | ≤ 5 ms per byte/word/page - enables rapid field updates without system timeout constraints |
| Endurance | 4 million write cycles at 25 °C - ensures long-term reliability in frequently reconfigured industrial nodes |
| Data retention | 200 years at 55 °C - guarantees integrity of stored settings over full product lifecycle |
| Operating temperature | -40 °C to +85 °C - qualified for use in harsh industrial and automotive under-hood environments |
| ESD rating | 4000 V HBM - provides robustness against handling and board-level electrostatic discharge events |
Pinout & Package
Package: SO8N (150 mil width), 8-pin small-outline integrated circuit, RoHS-compliant and ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VCC) | Power supply input | Must be decoupled with 10–100 nF capacitor near pin; powers internal logic and EEPROM array |
| 2 (ORG) | Organization select input | High = x16 mode (1024 words); low = x8 mode (2048 bytes); floating defaults to x16 |
| 3 (VSS) | Ground reference | Return path for all internal currents; must be low-impedance connection to minimize noise coupling |
| 4 (S) | Chip select input | Active-high enable; rising edge initiates instruction frame; must be pulled low at power-up to prevent spurious writes |
| 5 (C) | Serial clock input | Synchronizes all data transfers; rising edge samples D and clocks Q; requires external pull-down if MCU enters Hi-Z state |
| 6 (D) | Serial data input | Carries start bit, op-code, address, and write data; sampled on rising edge of C |
| 7 (Q) | Serial data output / READY-BUSY indicator | Outputs read data or signals BUSY (Q=0) / READY (Q=1) during programming; tri-state when S is low |
| 8 (DU) | Do-not-use test pin | No functional role; may be left unconnected, tied to VCC, or tied to VSS; not connected in normal operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual memory organization | Software-configurable x8 or x16 access via ORG pin - eliminates need for separate part numbers or layout changes |
| Self-timed write with READY/BUSY | Q pin asserts BUSY (low) during internal programming - enables host polling instead of fixed delay timing |
| Glitch-immune instruction framing | On-chip clock pulse counter validates instruction length - prevents misaligned writes due to EMI or clock jitter |
| Enhanced data protection | WEN/WDS instruction pair enforces explicit write-enable state - blocks accidental writes during power transitions |
| Zero-power standby current | Standby current minimized when ORG is driven to rail (VSS or VCC) - critical for battery-backed applications |
| ECOPACK2 compliance | Halogen-free, lead-free, and RoHS-compliant packaging - meets global environmental and safety requirements |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) |
|---|---|
|
Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and user-defined logic configurations in programmable logic controllers. IC Role / Device Role / Timing Role: Non-volatile parameter register accessed during boot and runtime via MICROWIRE™-compatible MCU GPIO bit-banging. Use Value: Dual x8/x16 organization allows flexible allocation of 2048 bytes for ASCII config strings or 1024 words for 16-bit scaling coefficients - reducing firmware complexity. |
Use Scenario: Retaining door lock states, mirror position memory, and lighting profiles across ignition cycles in BCMs. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced to 3.3 V CAN microcontroller; powered directly from vehicle's 3.3 V LDO rail. Use Value: 2.5 V minimum supply enables reliable operation during cold-crank (battery dip to ~2.8 V), while 4M-cycle endurance supports daily reprogramming over 10+ years. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Patching |
|
Use Scenario: Storing flow-rate calibration constants, motor step compensation values, and safety-critical alarm thresholds in Class II medical devices. IC Role / Device Role / Timing Role: Secure configuration store accessed only during factory calibration or service mode; write-protected via WDS after programming. Use Value: 200-year data retention at 55 °C ensures calibration validity exceeds device lifetime, eliminating recalibration mandates during field service. |
Use Scenario: Hosting firmware patch images and cryptographic keys for secure OTA updates in utility-grade electricity meters. IC Role / Device Role / Timing Role: Secondary boot memory holding verified update payloads; accessed via dedicated secure bootloader using MICROWIRE™ isolation. Use Value: READY/BUSY signaling enables deterministic update timing - critical for meeting IEC 62056-21 meter communication window constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25160B-SSHL-T (Microchip) | 16-Kbit SPI interface, 2.5–5.5 V, 20 MHz max clock, no ORG pin - fixed 8-bit organization | Lacks dual-width flexibility; requires SPI-capable host; faster clock but no READY/BUSY pin - relies on fixed tWR delay | Select when host has SPI hardware and higher throughput is needed; avoid when ORG-based configuration agility is required |
| BR24T16FJ-WE2 (ROHM) | 16-Kbit I²C interface, 1.7–5.5 V, 400 kHz standard mode, built-in write protect pin | I²C bus sharing capability; lower pin count (only SDA/SCL); no READY/BUSY - uses ACK polling instead | Prefer for space-constrained designs with existing I²C infrastructure; unsuitable for MICROWIRE™-only or high-noise environments needing clock pulse validation |
Compared with AT25160B-SSHL-T and BR24T16FJ-WE2, the M93C86-WMN6TP uniquely combines MICROWIRE™ compatibility, ORG-selectable width, READY/BUSY signaling, and on-chip clock validation - making it optimal for legacy MCU platforms requiring deterministic, noise-resilient configuration storage.
Availability
M93C86-WMN6TP is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply across multi-year production cycles.
Supply support for M93C86-WMN6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and memory solutions for industrial, automotive, and consumer markets.
The M93C series targets cost-sensitive, noise-prone embedded systems requiring robust serial EEPROM with flexible organization and proven reliability - emphasizing interoperability with legacy 8-bit microcontrollers.
FAQ
What is the function of the ORG pin on the M93C86-WMN6TP?
The ORG pin selects memory organization: high (or open) configures the 16-Kbit array as 1024 words × 16 bits (x16), while low configures it as 2048 bytes × 8 bits (x8). This determines address width (10 vs. 11 bits) and data bus width (16 vs. 8 bits) during READ/WRITE operations. Driving ORG to VSS or VCC also minimizes standby current.
How does the READY/BUSY signal work during write operations?
When S is high during a WRITE, ERASE, WRAL, or ERAL instruction, the Q pin outputs LOW (BUSY) until programming completes, then switches to HIGH (READY). This occurs after the internal self-timed cycle finishes - no external clock required. Hosts can poll Q instead of using fixed delays, improving system responsiveness and timing margin.
Can the M93C86-WMN6TP be used with a 1.8 V microcontroller?
No - the M93C86-WMN6TP is the -W variant, specified for 2.5 V to 5.5 V operation. For 1.8 V systems, STMicroelectronics offers the M93C86-R variant (e.g., M93C86-RMN6TP), which supports 1.8–5.5 V. Using the -W version below 2.5 V risks unreliable reads, failed writes, or undefined behavior per DS1077 Rev 20 Section 10.
What is the purpose of the DU pin (Pin 8)?
Pin 8 is a Do-Not-Use (DU) test pin reserved for STMicroelectronics internal wafer testing and characterization. It has no functional role in normal operation. The datasheet explicitly states it may be left unconnected, tied to VCC, or tied to VSS - all are electrically safe and do not affect device behavior.
M93C86-WMN6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M93C86-WMN6TP FAQ
1.How can I place an order for M93C86-WMN6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M93C86-WMN6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M93C86-WMN6TP reliable?
The price and inventory of M93C86-WMN6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M93C86-WMN6TP is usually 5 days.
3.What payment methods are accepted for M93C86-WMN6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M93C86-WMN6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M93C86-WMN6TP?
M93C86-WMN6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M93C86-WMN6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M93C86-WMN6TP?
For technical support, including M93C86-WMN6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M93C86-WMN6TP requirements.
6.How does Aetrix verify that M93C86-WMN6TP is sourced from the original manufacturer or authorized distributors?
All M93C86-WMN6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M93C86-WMN6TP meets industry standards.
7.What is the process for return or replacement of M93C86-WMN6TP?
All M93C86-WMN6TP units undergo pre-shipment inspection (PSI). If there is an issue with M93C86-WMN6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M93C86-WMN6TP part is unused and in its original packaging.
Return procedure for M93C86-WMN6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M93C86-WMN6TP Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
