Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M93S46-WMN6P

Name: M93S46-WMN6P
Brand: STMicroelectronics
SKU: M93S46-WMN6P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M93S46-WMN6P

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M93S46-WMN6P.pdf

Description:: IC EEPROM 1KBIT SPI 2MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,378

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M93S46-WMN6P from STMicroelectronics is a 1 Kbit (64 × 16-bit) serial EEPROM with MICROWIRE bus interface, designed for nonvolatile data storage in microcontroller-based systems. It operates from 2.5 V to 5.5 V, supports up to 2 MHz clock, features user-defined write protection, and delivers >4 million write cycles with >200-year data retention at +85 °C.

For engineers reviewing the M93S46-WMN6P datasheet, M93S46-WMN6P pinout, M93S46-WMN6P application, or M93S46-WMN6P equivalent, key selection criteria include its 8-pin SO8 ECOPACK®2 package, page-write capability (4-word pages), ready/busy signaling via Q pin, and OTP-locked protection register for secure configuration.

Technical Context

The M93S46-WMN6P implements a synchronous serial MICROWIRE interface with strict clock-edge sampling: data input (D) latched on rising C edge after S activation, and output (Q) updated post-rising C edge during read. All instructions begin with a start bit ('1') followed by op-code and address fields - 6-bit addressing for the 64-word array.

It integrates an on-chip pulse counter that validates instruction length (e.g., 25 clocks for WRITE), aborting misaligned sequences caused by noise-induced clock glitches. Write operations are self-timed (t_W ≤ 5 ms), require no pre-erase, and support byte, page (up to 4 words), and full-array (WRAL) programming - all conditional on protection register status.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	1 Kbit (64 words × 16 bits); enables compact firmware parameter or calibration storage without external memory expansion.
Interface protocol	MICROWIRE serial bus; compatible with legacy 3-wire SPI-like controllers lacking MOSI/MISO separation.
Write speed	≤5 ms per byte or page; allows deterministic timing budgeting in real-time embedded boot or configuration routines.
Supply voltage	2.5 V to 5.5 V; supports direct interfacing with 3.3 V and 5 V microcontrollers without level-shifting.
Endurance	>4 million write cycles; suitable for high-frequency logging or dynamic configuration updates over product lifetime.
Data retention	>200 years at +85 °C; ensures long-term reliability in industrial temperature-critical applications.
Operating temp	−40 °C to +85 °C; qualified for automotive body electronics and industrial control environments.

Pinout & Package

Package: SO8 (MN), 8-lead plastic small outline, 150 mil body width, ECOPACK®2 compliant.

Pin/Terminal	Circuit Role	Design Meaning
S	Chip select input	Active-low enable; places device in active mode when high, forces Q into high-impedance when low.
D	Serial data input	Latches instruction, address, and data on rising edge of C; MSB-first protocol alignment required.
Q	Serial data output	Drives read data or protection register content; doubles as ready/busy indicator during write cycles.
C	Serial clock input	Provides synchronous timing; all D/Q transitions referenced to rising edge; max 2 MHz frequency.
PRE	Protection register enable	Must be high to access protection register instructions (PRREAD, PRWRITE, etc.); prevents accidental lockout.
W	Write protect input	Hardware-level write disable when low; must be actively driven (not floating) to ensure predictable protection state.
VSS	Ground reference	Return path for VCC; decoupling capacitor (10–100 nF) recommended near VSS/VCC pins for noise immunity.
VCC	Supply voltage	Single power rail (2.5–5.5 V); internal POR circuit prevents spurious writes during power ramp-up.

Key Features

Feature	Design Value
User-configurable write protection	Protection register defines protected address range; OTP bit permanently locks register to prevent tampering.
Noise-immune instruction validation	On-chip clock pulse counter verifies exact instruction length (e.g., 25 clocks for WRITE), aborting corrupted sequences.
Page write capability	Writes up to 4 sequential 16-bit words in one ≤5 ms cycle, reducing bus overhead vs. individual byte writes.
Ready/busy signaling	Q pin outputs '0' during internal write; eliminates need for fixed delay or polling overhead in host firmware.
Static operation support	CMOS design allows 0 Hz clock (static inputs); enables ultra-low-power suspend modes without clock gating.

Applications

Industrial Sensor Calibration

Automotive Body Control Module

Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and runtime compensation tables in pressure or temperature sensors.

IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during power-on initialization; retains values across 10+ year field life.

Use Value: Eliminates need for external trimming components or reprogramming jigs; supports field recalibration via service tools using WRAL/PAWRITE.

Use Scenario: Holding door lock actuator position profiles, mirror fold/unfold sequences, and seat memory presets.

IC Role / Device Role / Timing Role: Secure parameter storage with hardware W pin tied to MCU GPIO for runtime write-disable during critical functions.

Use Value: Prevents corruption during vehicle battery transients; OTP-locked protection register ensures safety-critical settings remain immutable.

Smart Meter Firmware Patch Storage

Medical Infusion Pump Configuration

Use Scenario: Storing encrypted firmware patch fragments and version metadata for OTA updates in utility meters.

IC Role / Device Role / Timing Role: Secondary code storage with verified integrity; accessed only during authenticated update sequence.

Use Value: Enables field-upgradable functionality without replacing main MCU; page-write reduces update time vs. byte-wise writes.

Use Scenario: Retaining drug library parameters, dose limits, and clinician-set defaults across power cycles and sterilization cycles.

IC Role / Device Role / Timing Role: Safety-critical persistent memory; write-protected during infusion delivery via W pin assertion.

Use Value: Meets IEC 62304 Class C requirements for data integrity; >200-year retention ensures lifetime validity without replacement.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25010B-SSHL-T (Microchip)	1 Kbit SPI interface (not MICROWIRE); 5 V only; no OTP-locked protection register.	Lacks hardware W pin and PRE-controlled protection register; requires software-managed write-enable sequencing.	Select if SPI-native host exists and protection flexibility outweighs OTP security.
BR24G01FJ-3GE2 (ROHM)	1 Kbit I²C interface; 1.7–5.5 V; built-in write-protection bits but no dedicated PRE/W pins.	Requires I²C bus arbitration; lacks MICROWIRE's deterministic clock-edge timing and glitch-resistant pulse counter.	Choose for space-constrained designs needing 2-wire interface and lower pin count, accepting reduced noise immunity.

Compared with AT25010B-SSHL-T and BR24G01FJ-3GE2, the M93S46-WMN6P uniquely combines MICROWIRE compatibility, dual hardware write controls (W + PRE), and OTP-locked protection - making it optimal for safety-aware, noise-prone, or legacy controller environments where instruction integrity is non-negotiable.

Availability

M93S46-WMN6P is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, and medical infusion pump configuration requiring stable component supply and long-lifecycle assurance.

Supply support for M93S46-WMN6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering intelligent power, sensing, and connectivity solutions for industrial, automotive, and consumer markets.

The M93S46-WMN6P belongs to ST's serial EEPROM product line, engineered for robust, low-pin-count nonvolatile storage in resource-constrained microcontroller systems where reliability, security, and noise immunity are critical.

FAQ

What is the function of the PRE pin on the M93S46-WMN6P?

The PRE (Protection Register Enable) pin must be driven high to execute any instruction accessing the protection register - including PRREAD, PRWRITE, PRCLEAR, and PREN. It acts as a hardware gate preventing accidental modification of write protection settings, ensuring that memory lockdown requires explicit dual-signal activation (PRE high + valid instruction).

Can the M93S46-WMN6P operate at 3.3 V and interface directly with a 3.3 V microcontroller?

Yes - the M93S46-WMN6P supports 2.5 V to 5.5 V supply voltage, and all logic thresholds (V_IL, V_IH, V_OL, V_OH) are specified to be compatible with standard 3.3 V CMOS levels. No level-shifting circuitry is required when interfacing with 3.3 V MCUs operating within the same voltage domain.

How does the ready/busy signal work on the Q pin during a write cycle?

During an active internal write (byte, page, or WRAL), the Q pin outputs a logic low ('0') when S is high - indicating busy state. Once programming completes, Q returns to high-impedance (if S remains high) or releases to tri-state (if S goes low). This eliminates polling delays and enables precise timing control in host firmware.

Is the protection register truly permanent once the OTP bit is set?

Yes - the One Time Programming (OTP) bit, when programmed via PRDS instruction, permanently disables further writes to the protection register. This action cannot be reversed electrically or through software; the register contents and protected address range become immutable for the device's lifetime, meeting functional safety requirements for locked configurations.

M93S46-WMN6P Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Kbit

Memory Organization:: 64 x 16

Memory Interface:: SPI

Clock Frequency:: 2 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M93S46-WMN6P FAQ

1.How can I place an order for M93S46-WMN6P through Aetrix?

Please submit a Request for Quotation (RFQ) for M93S46-WMN6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M93S46-WMN6P reliable?

The price and inventory of M93S46-WMN6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M93S46-WMN6P is usually 5 days.

3.What payment methods are accepted for M93S46-WMN6P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M93S46-WMN6P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M93S46-WMN6P?

M93S46-WMN6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M93S46-WMN6P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M93S46-WMN6P?

For technical support, including M93S46-WMN6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M93S46-WMN6P requirements.

6.How does Aetrix verify that M93S46-WMN6P is sourced from the original manufacturer or authorized distributors?

All M93S46-WMN6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M93S46-WMN6P meets industry standards.

7.What is the process for return or replacement of M93S46-WMN6P?

All M93S46-WMN6P units undergo pre-shipment inspection (PSI). If there is an issue with M93S46-WMN6P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M93S46-WMN6P part is unused and in its original packaging.

Return procedure for M93S46-WMN6P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…