STMicroelectronics M95010-WMN6P
- Part No.:
- M95010-WMN6P
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95010-WMN6P.pdf
- Description:
- IC EEPROM 1KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,734
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95010-WMN6P from STMicroelectronics is a 1-Kbit (128-byte) serial SPI bus EEPROM organized as 128 × 8 bits, operating from 2.5 V to 5.5 V supply, supporting up to 20 MHz clock frequency, with 4 million write cycles and 200-year data retention. It serves as non-volatile parameter storage in microcontroller-based industrial control modules requiring robust, low-power memory with hardware and software write protection.
For engineers reviewing the M95010-WMN6P datasheet, M95010-WMN6P pinout, M95010-WMN6P application, or M95010-WMN6P equivalent, key selection criteria include its SO8N (ECOPACK2) package, quarter/half/whole-array write-protect capability via BP1/BP0 bits, ECC x1 single-bit error correction per byte, and compatibility with SPI modes CPOL=0/CPHA=0 and CPOL=1/CPHA=1.
Technical Context
The M95010-WMN6P implements a synchronous serial interface compliant with standard SPI protocols, using dedicated input/output pins (C, D, Q, S, W, HOLD) and internal state machines for instruction decoding, address latching, and page-write sequencing. Its architecture includes an on-chip high-voltage generator, status register with WIP/WEL/BP1/BP0 bits, and ECC x1 logic applied transparently during every read operation.
It supports Byte Write and Page Write (16-byte pages) both completing within 5 ms, features power-on-reset (POR) with VRES threshold monitoring, and enforces strict protocol timing - including chip select edge sensitivity, hold condition synchronization to C clock low, and mandatory WREN before any non-volatile write - to prevent inadvertent writes during power transitions or bus contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8 bits) - fixed capacity for compact configuration storage without over-provisioning. |
| Supply voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V MCU systems without level-shifting. |
| Max clock frequency | 20 MHz - enables fast parameter reads/writes in time-critical boot or calibration sequences. |
| Write endurance | 4 million cycles - supports frequent field-updatable settings in industrial HMI or sensor calibration logs. |
| Data retention | 200 years at +25 °C - ensures long-term reliability of stored calibration coefficients or device IDs across product lifetime. |
| ECC support | ECC x1 per byte - corrects single-bit errors during read, improving functional safety in noisy industrial environments. |
| Operating temperature | −40 °C to +85 °C - qualified for use in uncontrolled ambient industrial enclosures and automotive under-hood auxiliary modules. |
Pinout & Package
Package: SO8N (ECOPACK2), 150 mil width, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable; must transition high→low to initiate communication; edge-sensitive for POR safety. |
| C | Serial clock | Provides timing for SPI transfers; data latched on rising edge (D), output valid on falling edge (Q). |
| D | Serial data input | Receives instruction codes, addresses, and write data; MSB-first, sampled on rising C edge. |
| Q | Serial data output | Transfers read data and status register contents; high-impedance when S is high or HOLD is active. |
| W | Write protect | Hardware-level write disable when low; overrides software BP bits and WEL state. |
| HOLD | Communication pause | Halts ongoing SPI transfer without deselecting device; requires S low and C low for activation. |
| VCC | Supply voltage | 2.5–5.5 V power rail; requires local 10–100 nF decoupling capacitor near pins. |
| VSS | Ground | Reference for all signals and VCC; must be low-impedance connection shared with MCU ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write (16-byte) | Enables efficient bulk updates of configuration blocks in ≤5 ms, reducing firmware overhead vs. byte-by-byte writes. |
| Software block protection | BP1/BP0 bits allow selective locking of upper quarter (60h–7Fh), upper half (40h–7Fh), or full array (00h–7Fh) against accidental writes. |
| Hold function | Permits MCU to suspend EEPROM access mid-transaction (e.g., during interrupt handling) without losing state or requiring re-initialization. |
| Status register read | RDSR allows real-time polling of WIP bit to synchronize firmware with internal write completion, eliminating fixed delay loops. |
| Enhanced ESD protection | Withstands >4 kV HBM - improves robustness in manual handling, board assembly, and field-replaceable module interfaces. |
Applications
| Industrial PLC I/O Module | Automotive Body Control Unit |
|---|---|
Use Scenario: Storing calibrated ADC offset/gain values and channel-specific scaling factors after factory trim. IC Role / Device Role / Timing Role: Non-volatile configuration memory accessed during boot and runtime recalibration; SPI interface synchronized to MCU clock domain. Use Value: Enables field-upgradable calibration without firmware changes; ECC prevents corrupted coefficients from causing sensor misreads. | Use Scenario: Retaining user preferences (seat position, mirror angle, lighting profiles) across ignition cycles. IC Role / Device Role / Timing Role: Low-power persistent storage interfaced via MCU SPI peripheral during wake-up sequence; operates within 2.5–5.5 V battery range. Use Value: Survives cold-cranking voltage dips; write-protect prevents accidental overwrite during CAN-triggered firmware updates. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Logging dose history, alarm thresholds, and maintenance counters with tamper-resistant integrity. IC Role / Device Role / Timing Role: Secure parameter store with hardware (W pin) and software (BP bits) protection; accessed during safe mode diagnostics. Use Value: Meets IEC 62304 Class B requirements for data integrity; 200-year retention ensures audit trail validity over device lifetime. | Use Scenario: Storing tariff schedules, metering constants, and firmware update metadata in utility-grade meters. IC Role / Device Role / Timing Role: SPI EEPROM co-located with metrology SoC; withstands wide temperature swings and long-term grid deployment. Use Value: ECC x1 mitigates bit flips from electromagnetic interference near high-current lines; SO8N package supports automated optical inspection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25010B-SSHL-T (Microchip) | 1-Kbit SPI EEPROM, 2.5–5.5 V, 20 MHz, but no ECC and only 1 million write cycles. | Lacks single-bit error correction; unsuitable for safety-critical or high-noise deployments where data integrity is paramount. | Select when cost sensitivity outweighs ECC requirement and write endurance is sufficient for expected field life. |
| BR24G01FJ-3GE2 (ROHM) | 1-Kbit SPI EEPROM, 1.7–5.5 V, 10 MHz max, with 1 million write cycles and no identification page or ECC. | Lower speed and no ECC; supports wider VCC range but lacks BP1/BP0 granularity and hold functionality. | Choose for ultra-low-voltage (1.7 V) battery-powered designs where 10 MHz bandwidth is acceptable and ECC is not mandated. |
Compared with AT25010B-SSHL-T and BR24G01FJ-3GE2, the M95010-WMN6P delivers superior data integrity (ECC x1), higher endurance (4M vs. 1M cycles), and finer-grained protection (quarter-array lock), making it preferred for industrial and medical applications demanding long-term reliability and fault resilience.
Availability
M95010-WMN6P is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, medical infusion pumps, and smart energy meters requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for M95010-WMN6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
The M950x0 series belongs to ST's serial EEPROM product line, engineered specifically for reliable, low-power, SPI-compatible non-volatile storage in space-constrained embedded systems with stringent data integrity and longevity requirements.
FAQ
Does M95010-WMN6P support SPI mode CPOL=0, CPHA=1?
No. The M95010-WMN6P supports only CPOL=0, CPHA=0 and CPOL=1, CPHA=1 modes. In both, data is latched on the rising edge of C and output on the falling edge. CPOL=0, CPHA=1 would sample on the falling edge - which is incompatible with its timing architecture and is not listed in DS1639 Rev 14 Section 4.1.
Can the identification page be used on M95010-WMN6P?
No. The identification page (16 bytes, lockable via LID instruction) is exclusive to the M95040-DF variant. The M95010-WMN6P has no identification page functionality - its instruction set (Table 3) omits RDID, WRID, RDLS, and LID commands, and its memory map covers only 00h–7Fh.
What happens if W pin is left floating during operation?
The W (Write Protect) pin must never be left floating. If unconnected, it may float to an indeterminate voltage, potentially enabling unintended writes or causing erratic protection behavior. STMicroelectronics specifies that W must be actively driven high (to enable writes) or low (to disable all writes), typically via pull-up or pull-down resistor per application needs.
Is the SO8N package of M95010-WMN6P compatible with standard SOIC-8 footprints?
Yes. The SO8N (150 mil width) package matches JEDEC MS-012AC dimensions and is pin-compatible with standard SOIC-8 footprints. Its ECOPACK2 construction uses lead-free terminations and halogen-free molding compound, meeting RoHS and REACH compliance without requiring PCB layout changes from legacy SOIC-8 designs.
M95010-WMN6P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95010-WMN6P FAQ
1.How can I place an order for M95010-WMN6P through Aetrix?
Please submit a Request for Quotation (RFQ) for M95010-WMN6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95010-WMN6P reliable?
The price and inventory of M95010-WMN6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95010-WMN6P is usually 5 days.
3.What payment methods are accepted for M95010-WMN6P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95010-WMN6P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95010-WMN6P?
M95010-WMN6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95010-WMN6P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95010-WMN6P?
For technical support, including M95010-WMN6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95010-WMN6P requirements.
6.How does Aetrix verify that M95010-WMN6P is sourced from the original manufacturer or authorized distributors?
All M95010-WMN6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95010-WMN6P meets industry standards.
7.What is the process for return or replacement of M95010-WMN6P?
All M95010-WMN6P units undergo pre-shipment inspection (PSI). If there is an issue with M95010-WMN6P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95010-WMN6P part is unused and in its original packaging.
Return procedure for M95010-WMN6P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95010-WMN6P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
