Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95020-DRDW3TP/K

Name: M95020-DRDW3TP/K
Brand: STMicroelectronics
SKU: M95020-DRDW3TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95020-DRDW3TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M95020-DRDW3TP/K.pdf

Description:: IC EEPROM 2KBIT SPI 20MHZ 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95020-DRDW3TP/K from STMicroelectronics is an automotive-grade 2-Kbit serial SPI EEPROM with AEC-Q100 Grade 0 qualification, operating up to 145 °C at V_CC = 2.5–5.5 V. It features 256 × 8-bit memory organized in 16-byte pages, embedded ECC logic for enhanced data integrity, and a dedicated 16-byte lockable Identification Page used for device ID storage or application-critical parameters in automotive body control modules.

For engineers reviewing the M95020-DRDW3TP/K datasheet, M95020-DRDW3TP/K pinout, M95020-DRDW3TP/K application, or M95020-DRDW3TP/K equivalent, this device supports high-speed SPI communication (up to 20 MHz), offers configurable block write protection (1/4, 1/2, or full memory), delivers 4 million write cycles at 25 °C, and provides 50-year data retention at 125 °C - critical for under-hood and powertrain ECU firmware storage.

Technical Context

This SPI EEPROM implements CPOL=0/CPHA=0 and CPOL=1/CPHA=1 compatible protocols with edge- and level-sensitive Chip Select (S) for robust command synchronization. Its internal logic includes a status register with WIP (Write In Progress) and WEL (Write Enable Latch) flags, plus non-volatile BP1/BP0 bits controlling 1/4 or 1/2 memory block protection.

The device integrates Schmitt-trigger inputs on all control pins for noise immunity, supports Hold mode to pause ongoing transfers without chip deselection, and embeds Error Correction Code (ECC x1) across the main memory array to detect and correct single-bit errors during read operations - directly enhancing reliability in electrically noisy automotive environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	2 Kbit (256 × 8-bit), organized as 16 pages of 16 bytes - enables efficient byte- and page-level updates without full-array erasure.
Max clock frequency	20 MHz at V_CC ≥ 4.5 V - supports fast firmware parameter loading in real-time ECUs.
Write endurance	4 million cycles at 25 °C; 400 k cycles at 145 °C - ensures long-term reprogramming viability in high-temp engine compartments.
Data retention	50 years at 125 °C - meets automotive lifetime requirements for safety-critical configuration storage.
Operating temperature	−40 °C to +145 °C - qualified per AEC-Q100 Grade 0 for direct mounting near power electronics.
Supply voltage	2.5 V to 5.5 V - compatible with 3.3 V and 5 V microcontroller I/O domains without level shifting.
ESD protection	4000 V HBM - withstands handling and board assembly stress in production environments.

Pinout & Package

TSSOP8 (DW) package: 8-lead thin shrink small outline, 3 × 4.4 mm body, 0.65 mm pitch, RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
S	Chip Select	Active-low enable signal; edge- and level-sensitive - prevents spurious commands during power-up or noise events.
C	Serial Clock	Synchronizes all SPI transfers; rising edge latches input (D), falling edge outputs data (Q) - supports standard SPI modes 0 and 3.
D	Serial Data Input	Accepts instructions, addresses, and write data; MSB-first - enables compact command framing over 3–4 clock cycles.
Q	Serial Data Output	Drives read data with high-impedance disable when S is high or HOLD is active - avoids bus contention in multi-device systems.
W	Write Protect	Hardware-controlled lock for Status Register - prevents accidental modification of BP1/BP0 protection settings.
HOLD	Hold Control	Pauses ongoing SPI transfer without deselecting device - maintains internal state during MCU interrupt servicing.
V_SS	Ground	Reference for all digital and analog signals - requires low-impedance connection to minimize ground bounce in noisy environments.
V_CC	Supply Voltage	Core power input; supports wide 2.5–5.5 V range - eliminates need for external regulators in mixed-voltage automotive boards.

Key Features

Feature	Design Value
Embedded ECC (x1)	Corrects single-bit errors in main memory array - improves functional safety compliance without software overhead.
Lockable Identification Page	16-byte dedicated area with permanent read-only lock (LID instruction) - secures calibration data or cryptographic keys against overwrite.
Configurable block protection	BP1/BP0 bits enable 1/4, 1/2, or full memory write lock - allows safe field updates to user sectors while protecting boot code.
Schmitt-trigger inputs	On S, C, D, W, and HOLD pins - rejects <100 ns noise spikes common in 12 V automotive power domains.
Short write cycle time	≤4 ms for byte or page writes - reduces MCU wait time and enables deterministic timing in real-time control loops.

Applications

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing calibrated fuel injection maps and diagnostic trouble codes (DTCs) subject to frequent updates during vehicle operation.

IC Role / Device Role / Timing Role: Non-volatile configuration storage with guaranteed 145 °C operation and ECC-protected reads - ensures accurate actuator control under hood temperatures.

Use Value: Eliminates need for external error-checking firmware and extends flash memory lifespan by offloading dynamic parameter logging.

Use Scenario: Retaining camera calibration offsets and radar sensor fusion coefficients updated during factory programming and dealer service.

IC Role / Device Role / Timing Role: Secure, lockable storage for mission-critical ADAS parameters - leverages Identification Page locking to prevent unauthorized modification.

Use Value: Meets ISO 26262 ASIL-B data integrity requirements via hardware ECC and write-protection granularity.

Body Control Module (BCM)

Electric Power Steering (EPS)

Use Scenario: Holding seat/mirror position presets and lighting configuration profiles that persist across ignition cycles.

IC Role / Device Role / Timing Role: Low-power SPI EEPROM interfaced directly to 3.3 V MCU GPIO - draws <1 µA in standby, enabling always-on memory retention.

Use Value: Reduces BOM cost vs. FRAM while delivering equivalent write endurance and temperature resilience.

Use Scenario: Storing torque sensor zero-point compensation values and motor phase alignment data requiring field recalibration.

IC Role / Device Role / Timing Role: High-reliability parameter store with 400 k write cycles at 145 °C - survives repeated thermal cycling near EPS motor housing.

Use Value: Enables precise steering assist tuning without requiring full ECU reflash, reducing service time and warranty costs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF021-SSH-T	2-Mbit density, no ECC, max 85 °C industrial grade, no Identification Page	Lacks AEC-Q100 qualification and high-temp endurance - unsuitable for under-hood use	Select only for cost-sensitive non-automotive applications where ECC and >125 °C operation are not required
BR24G02FJ-3GE2	2-Kbit, I²C interface (not SPI), 105 °C max, no hold pin or identification page	Requires I²C host; limited to lower-temperature cabin modules; lacks hardware hold functionality	Choose only when system already uses I²C bus and operates below 105 °C - incompatible with SPI-based ECU designs

Compared with AT25DF021-SSH-T and BR24G02FJ-3GE2, the M95020-DRDW3TP/K uniquely combines AEC-Q100 Grade 0 qualification, 145 °C operation, embedded ECC, and a lockable Identification Page - making it the sole option for safety-critical, high-temperature SPI-based automotive parameter storage.

Availability

M95020-DRDW3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS camera modules, body control modules, and electric power steering systems requiring stable component supply across extended temperature ranges and automotive lifecycle commitments.

Supply support for M95020-DRDW3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with over 40 years of microelectronics innovation and manufacturing excellence.

The M95020 series belongs to ST's automotive-qualified serial EEPROM product line, designed specifically for reliable non-volatile data storage in harsh-temperature electronic control units where functional safety and long-term data integrity are mandatory.

FAQ

What is the maximum SPI clock frequency supported by M95020-DRDW3TP/K at 3.3 V supply?

At V_CC = 3.3 V, the device supports up to 10 MHz SPI clock frequency, as specified in the datasheet's AC characteristics table for voltage range R (2.5–5.5 V) and temperature range 3 (−40 °C to +125 °C). This enables fast parameter reads in real-time control applications without violating timing margins.

How does the Identification Page differ from the main memory array?

The Identification Page is a separate 16-byte memory region with distinct read (RDID), write (WRID), and lock (LID) instructions. Unlike the main array, it can be permanently locked to read-only mode after programming, preventing overwrite of calibration data or device IDs - a feature absent in standard EEPROMs.

Can M95020-DRDW3TP/K operate reliably at 145 °C continuously?

Yes - it is AEC-Q100 Grade 0 qualified for continuous operation from −40 °C to +145 °C, with verified write endurance of 400 k cycles and 50-year data retention at 125 °C. The 145 °C rating applies to V_CC ≥ 2.5 V and covers full functionality including SPI communication and status register access.

Is the HOLD pin necessary for proper SPI operation?

No - HOLD is optional but valuable: it pauses ongoing SPI transfers (e.g., during MCU interrupts) without resetting internal address counters or requiring reinitialization. When unused, HOLD must be tied to V_CC or GND per datasheet recommendations to avoid floating input states.

M95020-DRDW3TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Kbit

Memory Organization:: 256 x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M95020-DRDW3TP/K FAQ

1.How can I place an order for M95020-DRDW3TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95020-DRDW3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95020-DRDW3TP/K reliable?

The price and inventory of M95020-DRDW3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95020-DRDW3TP/K is usually 5 days.

3.What payment methods are accepted for M95020-DRDW3TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95020-DRDW3TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95020-DRDW3TP/K?

M95020-DRDW3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95020-DRDW3TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95020-DRDW3TP/K?

For technical support, including M95020-DRDW3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95020-DRDW3TP/K requirements.

6.How does Aetrix verify that M95020-DRDW3TP/K is sourced from the original manufacturer or authorized distributors?

All M95020-DRDW3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95020-DRDW3TP/K meets industry standards.

7.What is the process for return or replacement of M95020-DRDW3TP/K?

All M95020-DRDW3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95020-DRDW3TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95020-DRDW3TP/K part is unused and in its original packaging.

Return procedure for M95020-DRDW3TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…