My Inquiry
My Account
STMicroelectronics M95020-DWDW4TP/K
- Part No.:
- M95020-DWDW4TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95020-DWDW4TP/K.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,274
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95020-DWDW4TP/K from STMicroelectronics is an AEC-Q100 Grade 0 automotive serial SPI EEPROM with 2-Kbit (256 × 8) memory, 16-byte page size, and extended temperature operation up to 145 °C at 2.5–5.5 V. It features embedded ECC, programmable block write protection (1/4, 1/2, or full memory), and a lockable 16-byte identification page for device ID or application parameters - deployed in engine control units, battery management systems, and ADAS sensor modules.
For engineers reviewing the M95020-DWDW4TP/K datasheet, M95020-DWDW4TP/K pinout, M95020-DWDW4TP/K application, or M95020-DWDW4TP/K equivalent, key selection criteria include its 20 MHz max clock (≥4.5 V), 4 million write cycles at 25 °C, 50-year data retention at 125 °C, Schmitt-trigger noise immunity, and TSSOP8 (DW) RoHS-compliant ECOPACK2® packaging.
Technical Context
This SPI EEPROM implements CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes with input latching on rising clock edge and output shifting on falling edge. Its protocol enforces byte-aligned command boundaries, edge-sensitive Chip Select activation, and WEL bit gating for all write operations.
The Status Register (b3–b0) provides non-volatile BP1/BP0 block protection configuration, volatile WEL latch state, and read-only WIP busy flag. An additional 16-byte identification page supports factory-programmed device ID and user-writable application data, both accessible via dedicated RDID/WRID/LID instructions and lockable to read-only mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8 bits), organized as 16 pages of 16 bytes - enables efficient firmware parameter storage with minimal bus overhead. |
| Max Clock Frequency | 20 MHz at VCC ≥ 4.5 V - supports high-throughput configuration updates in real-time automotive subsystems. |
| Write Endurance | 4 million cycles at 25 °C - ensures long-term reliability for infrequently updated calibration or diagnostic logs. |
| Data Retention | 50 years at 125 °C - guarantees integrity of safety-critical settings across full automotive lifetime under hood conditions. |
| Operating Temp | −40 °C to +145 °C (AEC-Q100 Grade 0) - qualified for direct mounting on powertrain and battery electronics. |
| Write Protection | Configurable 1/4, 1/2, or full memory block lock via BP1/BP0 bits - prevents accidental overwrites of boot code or safety thresholds. |
| ESD Rating | 4000 V HBM - withstands handling and board-level transients in automated manufacturing and service environments. |
Pinout & Package
Package: TSSOP8 (DW), 3 × 4.4 mm, 0.65 mm pitch, RoHS-compliant and halogen-free (ECOPACK2®).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| C | Serial Clock input | Synchronizes instruction/address/data transfer; rising edge latches inputs, falling edge shifts out Q data. |
| D | Serial Data input | Receives commands (WREN, WRITE), addresses, and write data; MSB-first, latched on C rising edge. |
| Q | Serial Data output | Outputs read data, status register, or ID bytes; high-impedance when deselected or in Hold mode. |
| S | Chip Select input | Active-low enable; edge-sensitive startup ensures robust initialization; deselect forces Q into high-Z. |
| HOLD | Communication pause control | Halts ongoing SPI transaction without resetting internal state; requires S low and C low to activate. |
| W | Write Protect input | Hardware-level lock for Status Register; prevents accidental BP1/BP0 or WEL bit modification. |
| VSS | Ground reference | Common return path for all signals and VCC; must be low-impedance for noise immunity and timing stability. |
| VCC | Supply voltage | 1.7–5.5 V operation; supports wide-input automotive power rails with internal regulation for EEPROM core. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded ECC logic | Single-bit error correction per byte improves data integrity in electrically noisy engine compartments. |
| Lockable Identification Page | 16-byte dedicated area stores ST device ID or application-specific parameters, permanently readable after LID command. |
| Schmitt-trigger inputs | Input hysteresis on C, D, S, HOLD, and W suppresses EMI-induced glitches during high-voltage switching events. |
| Short write cycle time | ≤4 ms for byte or page writes - minimizes bus occupancy and enables rapid parameter updates during runtime. |
| Multiple voltage/temp grades | Supports 1.7–5.5 V at 125 °C or 2.5–5.5 V at 145 °C - allows single BOM across multiple vehicle platforms. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing calibrated fuel injection timing maps and OBD-II diagnostic fault codes. IC Role / Device Role / Timing Role: Non-volatile configuration storage with AEC-Q100 Grade 0 qualification and 145 °C operation near combustion chambers. Use Value: Ensures map persistence across 15+ year vehicle lifetimes and 50,000+ thermal cycles without data corruption. | Use Scenario: Retaining camera lens calibration offsets and radar sensor fusion coefficients. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault with lockable ID page and ECC-protected reads. Use Value: Prevents field failures from radiation-induced bit flips or voltage sag during autonomous braking sequences. |
| Battery Management System (BMS) | Electric Power Steering (EPS) |
Use Scenario: Logging cell balancing history and thermal runaway event timestamps. IC Role / Device Role / Timing Role: High-endurance data logger with 4M write cycles at 25 °C and 400k at 145 °C. Use Value: Supports 10+ years of daily charge/discharge logging without wear-out, even inside high-temp battery packs. | Use Scenario: Storing torque assist profiles and motor phase alignment constants. IC Role / Device Role / Timing Role: Fast-access configuration store synchronized to 20 MHz SPI for real-time torque modulation. Use Value: Enables sub-millisecond profile switching during lane-keeping maneuvers without CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF021-SSH-T | 2-Mbit density, no ID page, 85 °C max operating temp, no AEC-Q100 qualification | Consumer/industrial use only; lacks automotive reliability and extended temperature support | Select only for non-automotive designs where cost outweighs qualification requirements |
| M95M02-DWDW4TP/K | 2-Mbit capacity, identical TSSOP8 package and AEC-Q100 Grade 0 rating, same pinout and instruction set | Direct upgrade path for higher-density storage needs without PCB redesign | Choose when firmware growth exceeds 2-Kbit; maintains full compatibility and supply chain continuity |
Compared with AT25DF021-SSH-T, M95020-DWDW4TP/K delivers certified automotive reliability and 145 °C operation; versus M95M02-DWDW4TP/K, it offers optimized cost and footprint for low-memory applications without sacrificing qualification or interface compatibility.
Availability
M95020-DWDW4TP/K is available at Aetrix Electronics and suitable for engine control units, battery management systems, and ADAS sensor modules requiring stable component supply across extended temperature ranges and automotive lifecycle commitments.
Supply support for M95020-DWDW4TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.
M95020-DWDW4TP/K belongs to ST's automotive-grade serial EEPROM product line, engineered specifically for mission-critical data storage in harsh-environment electronic control units where AEC-Q100 Grade 0 reliability and extended temperature operation are mandatory.
FAQ
What is the function of the HOLD pin on M95020-DWDW4TP/K?
The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. Activation requires S low and C low; during Hold, Q goes high-impedance and D/C are ignored. This enables multi-master arbitration or CPU interrupt servicing while preserving transaction context - critical in time-constrained automotive control loops.
How does the Identification Page differ from main memory?
The Identification Page is a dedicated 16-byte area separate from the 2-Kbit main array. It contains factory-programmed ST device ID bytes (first three) and user-writable application data. Unlike main memory, it supports RDID/WRID/LID instructions and can be permanently locked to read-only via LID, preventing overwrite of calibration or security parameters.
Can M95020-DWDW4TP/K operate at 1.8 V supply?
Yes - M95020-DWDW4TP/K supports 1.7–5.5 V operation, enabling use with 1.8 V logic systems. At 1.7–2.49 V, maximum clock frequency is 5 MHz; write endurance drops to 600 k cycles at 125 °C and 400 k at 145 °C. Full 20 MHz operation requires VCC ≥ 4.5 V, per the AEC-Q100 Grade 0 specification.
What protection mechanisms prevent unintended writes?
Three independent layers: (1) hardware W pin disables Status Register writes; (2) volatile WEL bit must be set via WREN before any WRITE/WRSR/WRID/LID command; (3) non-volatile BP1/BP0 bits define protected memory blocks. All write commands also require strict byte-aligned Chip Select timing and valid instruction/address/data framing per SPI protocol.
M95020-DWDW4TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 145°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95020-DWDW4TP/K FAQ
1.How can I place an order for M95020-DWDW4TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M95020-DWDW4TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95020-DWDW4TP/K reliable?
The price and inventory of M95020-DWDW4TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95020-DWDW4TP/K is usually 5 days.
3.What payment methods are accepted for M95020-DWDW4TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95020-DWDW4TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95020-DWDW4TP/K?
M95020-DWDW4TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95020-DWDW4TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95020-DWDW4TP/K?
For technical support, including M95020-DWDW4TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95020-DWDW4TP/K requirements.
6.How does Aetrix verify that M95020-DWDW4TP/K is sourced from the original manufacturer or authorized distributors?
All M95020-DWDW4TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95020-DWDW4TP/K meets industry standards.
7.What is the process for return or replacement of M95020-DWDW4TP/K?
All M95020-DWDW4TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95020-DWDW4TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95020-DWDW4TP/K part is unused and in its original packaging.
Return procedure for M95020-DWDW4TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95020-DWDW4TP/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
