STMicroelectronics M95020-RMC6TG
- Part No.:
- M95020-RMC6TG
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
M95020-RMC6TG.pdf
- Description:
- IC EEPROM 2KBIT SPI 8UFDFPN
- Quantity:
- Payment:

- Shipping:

Inventory:2,479
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95020-RMC6TG from STMicroelectronics is a 2-Kbit (256-byte) serial SPI bus EEPROM organized as 256 × 8 bits, operating from 1.8 V to 5.5 V supply, supporting up to 20 MHz clock frequency, with 16-byte page write capability, >4 million write cycles, and 200-year data retention. It serves as non-volatile configuration storage in microcontroller-based industrial sensors and embedded control modules.
For engineers reviewing the M95020-RMC6TG datasheet, M95020-RMC6TG pinout, M95020-RMC6TG application, or M95020-RMC6TG equivalent, key selection criteria include its 1.8 V minimum VCC, hardware/software write protection (BP1/BP0), HOLD functionality for SPI bus arbitration, and ECOPACK2-compliant TSSOP8 package.
Technical Context
This EEPROM implements a standard SPI interface with CPOL/CPHA = (0,0) or (1,1), where data is latched on C's rising edge (D input) and output on C's falling edge (Q output). It features an internal high-voltage generator and sequencer enabling byte/page writes within 5 ms without external programming voltage.
The device integrates ECC x1 per byte for single-bit error correction during read operations, and includes a status register with WIP, WEL, BP1, and BP0 bits - the latter two being non-volatile and programmable via WRSR to lock quarter/half/entire memory array against accidental writes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 Kbit (256 × 8 bits) - fixed address space usable for firmware parameter storage or calibration data. |
| Supply voltage range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 3.3 V, and 5 V logic systems without level shifters. |
| Max SPI clock frequency | 20 MHz - supports fast configuration loading in time-critical boot sequences. |
| Write endurance | >4 million cycles - suitable for dynamic logging or frequent calibration updates in field-deployed equipment. |
| Data retention | >200 years at +25 °C - ensures long-term reliability in unattended infrastructure monitoring applications. |
| Operating temperature | −40 °C to +85 °C - qualified for industrial ambient conditions including factory automation and outdoor metering. |
| Page size | 16 bytes - defines minimum efficient write granularity; reduces bus overhead versus byte-write-only devices. |
| ECC support | Single-bit error correction per byte - transparently recovers corrupted reads caused by radiation or aging effects. |
Pinout & Package
Package: TSSOP8 (169 mil width), RoHS-compliant and halogen-free (ECOPACK2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable signal; falling edge initiates instruction decoding and resets internal state machine. |
| C | Serial clock | Input timing reference; rising edge latches D, falling edge drives Q - supports CPOL/CPHA = (0,0) or (1,1). |
| D | Serial data input | MSB-first input for instructions, addresses, and write data; sampled on rising edge of C. |
| Q | Serial data output | MSB-first output for READ/RDSR/RDID results; driven on falling edge of C. |
| W | Write protect | Hardware-level write disable when low; overrides software BP bits and WEL state. |
| HOLD | Communication pause | Halts ongoing SPI transaction without deselecting device; requires S low and C low for activation. |
| VCC | Supply voltage | 1.8–5.5 V power rail; requires local 10–100 nF decoupling capacitor near pins. |
| VSS | Ground | Reference for all I/O and internal circuitry; must be low-impedance return path. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware/software write protection | Three-tier protection: W pin (global disable), BP1/BP0 bits (quarter/half/full array lock), and WEL bit (write-enable gating). |
| HOLD functionality | Enables multi-master SPI arbitration by pausing transactions without losing internal address/state context. |
| Identification page (not applicable) | Not present in M95020-R - reserved for M95040-DF only; this variant has no dedicated ID page. |
| Power-on reset (POR) | Prevents spurious writes during power ramp-up; holds device in standby until VCC exceeds VRES threshold (~1.2 V typical). |
| Low-power standby mode | ICC1 ≤ 1 µA at VCC = 5.5 V - minimizes quiescent current in battery-backed or energy-harvesting systems. |
Applications
| Industrial Sensor Calibration | Smart Meter Firmware Storage |
|---|---|
Use Scenario: Storing factory-calibrated sensor offsets and gain coefficients in temperature/humidity transmitters deployed in HVAC systems. IC Role / Device Role / Timing Role: Non-volatile configuration memory accessed during MCU boot before analog front-end initialization. Use Value: Enables field-replaceable sensor modules with persistent calibration data across power cycles and firmware updates. | Use Scenario: Holding tariff tables, billing counters, and communication protocol parameters in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: SPI-configurable EEPROM storing metrology-critical settings updated infrequently but requiring guaranteed retention over 15+ years. Use Value: Meets ANSI C12.19 Class 0.2 accuracy requirements via ECC-protected reads and >200-year data retention. |
| PLC I/O Module Configuration | Medical Diagnostic Device Settings |
Use Scenario: Saving channel-specific scaling factors, alarm thresholds, and input filter coefficients in modular programmable logic controller I/O cards. IC Role / Device Role / Timing Role: SPI-accessible parameter store loaded at module power-up to configure analog input signal conditioning paths. Use Value: Supports hot-swap reconfiguration without host CPU intervention using hardware W pin and BP bits for write lockdown. | Use Scenario: Storing user-defined test profiles, calibration history, and regulatory audit logs in portable ECG analyzers. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA 21 CFR Part 11-compliant data logging with write-protection enforcement. Use Value: Achieves traceability via BP1/BP0 locking of critical configuration zones while allowing dynamic log updates in unlocked pages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25020B-SSHL-T (Microchip) | 2 Kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, but lacks HOLD pin and ECC. | No hardware pause capability; unsuitable for multi-master SPI buses requiring transaction suspension. | Select when HOLD is unused and ECC is not required for system-level reliability targets. |
| FM25V02A-G (Cypress/Infineon) | 2 Kbit F-RAM, 2.0–3.6 V only, unlimited endurance, no write delay, but narrower VCC range. | Incompatible with 5 V or 1.8 V–2.0 V systems; eliminates write latency but sacrifices supply flexibility. | Select when zero write-time and infinite endurance outweigh supply range limitations and cost sensitivity. |
Compared with AT25020B-SSHL-T and FM25V02A-G, M95020-RMC6TG uniquely balances wide VCC compatibility (1.8–5.5 V), integrated HOLD for bus arbitration, and ECC for long-term read integrity - making it optimal for industrial designs requiring robustness across voltage domains and environmental stress.
Availability
M95020-RMC6TG is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter firmware storage, and PLC I/O module configuration requiring stable component supply, long-lifecycle availability, and ECOPACK2-compliant packaging.
Supply support for M95020-RMC6TG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
M95020-RMC6TG belongs to the M950x0 family of SPI EEPROMs engineered for reliable, low-voltage non-volatile storage in space-constrained industrial and metering applications where write endurance, data retention, and bus-level robustness are critical.
FAQ
What is the function of the HOLD pin on M95020-RMC6TG?
The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. When asserted low (with S low and C low), it places Q in high-impedance and ignores D and C transitions, enabling multi-master bus arbitration. It does not affect internal write cycles already in progress.
Does M95020-RMC6TG support the identification page feature?
No. The identification page (16-byte read/write/lockable area) is exclusive to the M95040-DF variant. M95020-RMC6TG has only the main 256-byte memory array and no dedicated ID page; RDID, WRID, RDLS, and LID instructions are not supported.
How does write protection work on M95020-RMC6TG?
It uses three independent mechanisms: (1) W pin held low disables all writes globally; (2) BP1/BP0 bits in the status register lock quarter/half/entire array via WRSR; (3) WEL bit must be set via WREN before any write instruction executes. All three must be satisfied for a write to proceed.
Can M95020-RMC6TG operate at 1.7 V?
No. M95020-RMC6TG is rated for 1.8 V to 5.5 V operation. The 1.7 V minimum applies only to the M95040-DF variant. Operating below 1.8 V risks unreliable read/write behavior, failed POR reset, or undefined status register states per DS1639 Rev 14 specifications.
M95020-RMC6TG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UFDFPN (2x3)
M95020-RMC6TG FAQ
1.How can I place an order for M95020-RMC6TG through Aetrix?
Please submit a Request for Quotation (RFQ) for M95020-RMC6TG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95020-RMC6TG reliable?
The price and inventory of M95020-RMC6TG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95020-RMC6TG is usually 5 days.
3.What payment methods are accepted for M95020-RMC6TG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95020-RMC6TG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95020-RMC6TG?
M95020-RMC6TG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95020-RMC6TG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95020-RMC6TG?
For technical support, including M95020-RMC6TG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95020-RMC6TG requirements.
6.How does Aetrix verify that M95020-RMC6TG is sourced from the original manufacturer or authorized distributors?
All M95020-RMC6TG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95020-RMC6TG meets industry standards.
7.What is the process for return or replacement of M95020-RMC6TG?
All M95020-RMC6TG units undergo pre-shipment inspection (PSI). If there is an issue with M95020-RMC6TG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95020-RMC6TG part is unused and in its original packaging.
Return procedure for M95020-RMC6TG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95020-RMC6TG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
