My Inquiry
My Account
STMicroelectronics M95020-RMN6TP
- Part No.:
- M95020-RMN6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95020-RMN6TP.pdf
- Description:
- IC EEPROM 2KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:9,656
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95020-RMN6TP from STMicroelectronics is a 2-Kbit (256-byte) serial SPI bus EEPROM organized as 256 × 8 bits, operating from 1.8 V to 5.5 V supply, featuring 16-byte page write capability, 5 ms max write time, and hardware/software write protection for quarter/half/whole memory array. It is used in industrial control modules for parameter storage and calibration data retention.
For engineers reviewing the M95020-RMN6TP datasheet, M95020-RMN6TP pinout, M95020-RMN6TP application, or M95020-RMN6TP equivalent, key selection criteria include supply voltage range (1.8–5.5 V), 20 MHz max SPI clock, identification-page support (not applicable to this variant), ECC x1 error correction, and ECOPACK2-compliant TSSOP8 packaging.
Technical Context
The M95020-RMN6TP implements a standard SPI interface with CPOL=0/CPHA=0 or CPOL=1/CPHA=1 mode compatibility, using rising-edge sampling on D and falling-edge output on Q. Its internal architecture includes an HV generator, page latches, ECC logic per byte, and a status register with WIP, WEL, BP1/BP0 bits.
Write operations require prior WREN instruction activation and are protected by both hardware (W pin) and software (BP1/BP0 bits). The device features built-in power-on reset (POR), hold functionality for transaction pausing, and automatic deselection recovery - all supporting robust embedded firmware update and configuration storage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 Kbit (256 × 8 bits) - fixed capacity for compact configuration storage without over-provisioning. |
| Supply voltage | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic and legacy 3.3 V/5 V microcontrollers. |
| Max SPI clock | 20 MHz - supports high-throughput firmware parameter loading in real-time systems. |
| Write time | ≤5 ms (byte or page) - ensures fast non-volatile updates during system boot or runtime reconfiguration. |
| Data retention | 200 years - guarantees long-term reliability of stored calibration or security keys across product lifecycle. |
| Endurance | 4 million write cycles - sustains frequent field-updatable parameters in industrial HMI or sensor nodes. |
| ECC support | Single-bit error correction per byte - prevents silent data corruption in electrically noisy environments. |
Pinout & Package
Package: TSSOP8 (169 mil width), RoHS-compliant and halogen-free (ECOPACK2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable signal; falling edge initiates SPI transaction and resets internal state machine. |
| C | Serial clock | Timing reference for SPI I/O; rising edge samples input (D), falling edge outputs data (Q). |
| D | Serial data input | Carries instruction codes, addresses, and write data; MSB-first protocol alignment required. |
| Q | Serial data output | Provides read data and status register contents; high-impedance when S is high or HOLD is active. |
| W | Write protect | Hardware-level lock: low disables all writes regardless of WEL or BP bits - critical for safety-critical firmware. |
| HOLD | Hold control | Pauses ongoing SPI transfer without deselecting device; requires S low and C low for valid assertion. |
| VCC | Supply voltage | 1.8–5.5 V power rail; decoupling capacitor (10–100 nF) required near pins for stable operation. |
| VSS | Ground | Reference for all signals; must be low-impedance return path shared with MCU ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Page write (16 bytes) | Reduces write overhead vs. byte-by-byte: 256-byte memory updated in just 16 transactions instead of 256. |
| Software block protection | BP1/BP0 bits configure quarter/half/full memory lock via WRSR - enables secure bootloader region isolation. |
| Hold function | Enables multi-master SPI arbitration: MCU can pause EEPROM access mid-transaction without losing state. |
| Power-on reset (POR) | Prevents spurious writes during power ramp-up by holding WEL=0 until VCC stabilizes above VRES. |
| Enhanced ESD protection | Withstands >4 kV HBM - improves manufacturing yield and field reliability in unshielded industrial enclosures. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Retention |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and user-defined alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Non-volatile configuration register accessed at startup and during online parameter adjustment. Use Value: Enables field-reprogrammable logic without firmware reflashing; 200-year retention ensures integrity across 10+ year deployments. | Use Scenario: Holding factory-calibrated sensor offsets, gain coefficients, and regulatory compliance flags in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault accessed only by authenticated firmware during self-test. Use Value: ECC x1 prevents undetected drift in calibration values; 4M-cycle endurance supports daily recalibration routines. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Settings |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock behavior in 12 V automotive BCMs. IC Role / Device Role / Timing Role: Low-voltage EEPROM interface directly tied to 1.8 V CAN controller or microcontroller I/O bank. Use Value: 1.8 V operation eliminates level-shifting; hardware W pin prevents accidental overwrites during battery transients. | Use Scenario: Storing tariff schedules, meter ID, firmware version history, and anti-tampering counters in utility-grade meters. IC Role / Device Role / Timing Role: Trusted configuration store synchronized with secure boot chain and cryptographic key management. Use Value: Block protection isolates critical security registers; 20 MHz SPI allows rapid firmware patch validation before execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25020B-SSHL-T | 2 Kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, but lacks ECC and has only 1 M write cycles. | No single-bit error correction; unsuitable for safety-critical calibration storage where bit flips must be corrected. | Select when cost sensitivity outweighs ECC requirement and write endurance >1 M cycles suffices. |
| BR25G20-3AE2 | 2 Kbit SPI EEPROM, 1.7–5.5 V, 20 MHz, includes ECC but uses different status register layout and no HOLD pin. | Missing HOLD pin limits multi-master SPI arbitration; different BP bit mapping complicates firmware porting. | Choose only if existing design already uses ROHM's BR25G series and HOLD is unused. |
Compared with AT25020B-SSHL-T and BR25G20-3AE2, the M95020-RMN6TP uniquely combines ECC x1, 4M write endurance, HOLD functionality, and standardized BP bit mapping - making it optimal for industrial and medical systems requiring long-term data integrity and robust SPI bus sharing.
Availability
M95020-RMN6TP is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, automotive body control modules, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for M95020-RMN6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M950x0 series targets embedded systems needing reliable, low-voltage serial EEPROM with enhanced data integrity - specifically engineered for firmware configuration, calibration storage, and secure parameter management in harsh environments.
FAQ
What SPI modes does M95020-RMN6TP support?
The M95020-RMN6TP supports two SPI modes: CPOL = 0, CPHA = 0 and CPOL = 1, CPHA = 1. In both, data is sampled on the rising edge of C and output on the falling edge. Mode selection depends on the host MCU's SPI peripheral configuration - no internal mode switching is required.
How is write protection implemented on M95020-RMN6TP?
Write protection uses dual mechanisms: hardware (W pin held low disables all writes) and software (BP1/BP0 bits in status register define quarter/half/whole memory lock). Both operate independently - W pin override takes precedence, ensuring failsafe protection even if firmware misconfigures BP bits.
Does M95020-RMN6TP include an identification page?
No. The identification page (16-byte read-only area) is exclusive to M95040-DF variants. The M95020-RMN6TP has only the main 256-byte memory array and standard status register - confirmed by DS1639 Rev 14 section 1 and Table 3 instruction set.
What is the purpose of the HOLD pin?
The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting the internal state machine. It asserts high-impedance on Q while D and C become don't-care, enabling multi-master bus arbitration or MCU interrupt servicing mid-transaction - critical for deterministic real-time systems.
M95020-RMN6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95020-RMN6TP FAQ
1.How can I place an order for M95020-RMN6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M95020-RMN6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95020-RMN6TP reliable?
The price and inventory of M95020-RMN6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95020-RMN6TP is usually 5 days.
3.What payment methods are accepted for M95020-RMN6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95020-RMN6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95020-RMN6TP?
M95020-RMN6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95020-RMN6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95020-RMN6TP?
For technical support, including M95020-RMN6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95020-RMN6TP requirements.
6.How does Aetrix verify that M95020-RMN6TP is sourced from the original manufacturer or authorized distributors?
All M95020-RMN6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95020-RMN6TP meets industry standards.
7.What is the process for return or replacement of M95020-RMN6TP?
All M95020-RMN6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95020-RMN6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95020-RMN6TP part is unused and in its original packaging.
Return procedure for M95020-RMN6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95020-RMN6TP Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
