My Inquiry
My Account
STMicroelectronics M95040-DRDW3TP/K
- Part No.:
- M95040-DRDW3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95040-DRDW3TP/K.pdf
- Description:
- IC EEPROM 4KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,905
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95040-DRDW3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 qualified 4-Kbit SPI serial EEPROM for automotive high-temperature environments, operating up to +145 °C. It delivers 20 MHz max clock speed at VCC ≥ 4.5 V, features 16-byte page write, block-level write protection (¼/½/whole memory), and includes a lockable 16-byte identification page for device ID and application parameters.
For engineers reviewing the M95040-DRDW3TP/K datasheet, M95040-DRDW3TP/K pinout, M95040-DRDW3TP/K application, or M95040-DRDW3TP/K equivalent, key selection criteria include automotive-grade temperature endurance (–40 °C to +145 °C), SPI mode compatibility (CPOL=0/CPHA=0 and CPOL=1/CPHA=1), ECC-enhanced data integrity, and identification page locking capability for secure parameter storage.
Technical Context
This EEPROM implements a synchronous serial interface compliant with SPI bus protocols, supporting two standard modes: CPOL = 0, CPHA = 0 and CPOL = 1, CPHA = 1. Data latching occurs on the rising edge of the serial clock (C), while output data are valid on the falling edge - enabling deterministic timing for microcontroller peripherals.
The device integrates embedded error correction code (ECC) logic across its 512 × 8-bit array, improving data reliability without external intervention. Its status register includes WIP (write-in-progress) and WEL (write-enable latch) bits, plus BP0/BP1 nonvolatile block protect bits that define protected memory regions - all accessible via RDSR/WRSR instructions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4-Kbit (512 bytes), organized as 32 pages × 16 bytes - enables efficient page-write optimization in firmware updates. |
| Max SPI clock | 20 MHz at VCC ≥ 4.5 V - supports high-throughput configuration loading in real-time automotive control loops. |
| Operating temp | –40 °C to +145 °C (Grade 0, AEC-Q100) - certified for under-hood engine control units and transmission modules. |
| Write endurance | 400 k cycles at 145 °C - ensures long-term reliability in high-thermal-stress automotive subsystems. |
| Data retention | 50 years at 125 °C - guarantees persistent calibration and fault-log storage over vehicle lifetime. |
| Supply voltage | 1.7–5.5 V (up to 125 °C); 2.5–5.5 V (up to 145 °C) - compatible with wide-range automotive power rails including post-cranking brownout conditions. |
| Write protection | Configurable via BP0/BP1 bits: none / upper quarter (180h–1FFh) / upper half (100h–1FFh) / full memory + ID page - prevents accidental overwrite of critical firmware or safety parameters. |
Pinout & Package
Supplied in ECOPACK2-compliant WFDFPN8 (2 × 3 mm) package with wettable flank leads for automated optical inspection (AOI) and enhanced solder-joint reliability in automotive reflow processes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable signal; edge- and level-sensitive - prevents spurious command execution during power-up or noise events. |
| C | Serial clock | Input timing reference; supports CPOL/CPHA modes - synchronizes instruction/address/data transfer with host MCU SPI peripheral. |
| D | Serial data input | MSB-first instruction, address, and write-data input - accepts WREN, WRITE, WRSR, WRID, and LID commands. |
| Q | Serial data output | MSB-first read-data output; high-impedance when deselected or during hold - enables multi-device SPI bus sharing. |
| HOLD | Communication pause | Halts ongoing SPI transfer without resetting internal state - allows host MCU to service higher-priority interrupts mid-transaction. |
| W | Hardware write protect | Active-low pin that disables status register writes - provides physical layer protection against software faults or voltage glitches. |
| VCC | Supply voltage | 1.7–5.5 V input; internally regulated for EEPROM core - eliminates need for external LDO in low-voltage automotive domains. |
| VSS | Ground reference | Common return for all I/O and internal circuitry - must be low-inductance connection to minimize noise coupling into sensitive analog blocks. |
Key Features
| Feature | Design Value |
|---|---|
| ECC-protected memory array | Embedded error correction logic detects and corrects single-bit errors - maintains data integrity without host-side software overhead. |
| Lockable identification page | 16-byte dedicated area storing ST device ID (00h–02h) and user parameters; permanently read-only after LID command - enables secure traceability and calibrated parameter binding. |
| Schmitt-trigger inputs | On S, C, D, HOLD, and W pins - suppresses noise-induced false triggering in electrically noisy automotive harness environments. |
| ESD robustness | 4000 V HBM rating - withstands electrostatic discharge during handling and assembly without latch-up or parametric shift. |
| Hold mode operation | Pauses active SPI communication while preserving internal address and state - simplifies interrupt-driven host firmware design. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
|
Use Scenario: Storing adaptive fuel trim tables, misfire counters, and diagnostic trouble codes (DTCs) in gasoline direct injection systems. IC Role / Device Role / Timing Role: Nonvolatile configuration and event logging memory with guaranteed retention across 15-year vehicle life and thermal cycling. Use Value: Enables compliance with ISO 26262 ASIL-B requirements via ECC, AEC-Q100 Grade 0 qualification, and 50-year data retention at 125 °C. |
Use Scenario: Retaining camera calibration offsets, radar fusion coefficients, and sensor alignment data in front-facing ADAS modules. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter storage with lockable ID page for OEM-specific calibration binding. Use Value: Prevents unauthorized modification of safety-critical calibration data through hardware-enforced write protection and permanent ID-page locking. |
| Electric Power Steering (EPS) | Transmission Control Module (TCM) |
|
Use Scenario: Recording torque sensor zero-point drift compensation values and motor position learning history across vehicle lifetime. IC Role / Device Role / Timing Role: High-reliability EEPROM interfaced directly to EPS MCU via SPI, operating continuously at 135 °C ambient. Use Value: Delivers 400 k write cycles at 145 °C and 1.7–5.5 V supply range - supports robust operation during extended high-load steering maneuvers. |
Use Scenario: Storing gear-shifting adaptation maps, clutch wear compensation, and fault-history logs in dual-clutch transmissions. IC Role / Device Role / Timing Role: Automotive-grade serial memory with block protection to prevent corruption of learned shift patterns during ECU reset or brownout. Use Value: BP0/BP1-configurable write protection isolates critical adaptation data from firmware update routines, ensuring drivability continuity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF041A-SSH-T | 4-Mbit density, quad-SPI interface, no ECC, max 105 °C operation | Lacks AEC-Q100 Grade 0 qualification and high-temp endurance; suited for infotainment, not powertrain | Select only for non-safety-critical, lower-temperature subsystems where quad-SPI bandwidth outweighs reliability needs. |
| BR24G04FJ-WE2 | 4-Kbit, I²C interface, -40 °C to +105 °C, no identification page or HOLD pin | Missing SPI compatibility, HOLD functionality, and 145 °C rating - incompatible with high-temp engine bay use cases | Consider only for cost-sensitive body electronics where I²C is preferred and thermal stress is minimal. |
Compared with AT25DF041A-SSH-T and BR24G04FJ-WE2, M95040-DRDW3TP/K uniquely combines AEC-Q100 Grade 0, 145 °C operation, ECC, lockable ID page, and HOLD functionality - making it the sole fit for ASIL-B powertrain and ADAS memory applications requiring end-of-life data integrity.
Availability
M95040-DRDW3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric power steering systems, and transmission control modules requiring stable component supply across extended automotive product lifecycles.
Supply support for M95040-DRDW3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade memory solutions.
M95040-DRDW3TP/K belongs to ST's automotive serial EEPROM product line, engineered specifically for mission-critical nonvolatile storage in high-temperature, high-reliability automotive subsystems - including powertrain, chassis, and advanced driver assistance systems.
FAQ
What is the function of the HOLD pin on M95040-DRDW3TP/K?
The HOLD pin pauses ongoing SPI communication without resetting internal state or losing the current address pointer. When asserted low while chip select (S) is active and serial clock (C) is low, Q goes high-impedance and D/C are ignored. This allows the host MCU to service time-critical interrupts mid-transfer and resume seamlessly - essential for deterministic real-time automotive firmware.
How does the identification page differ from main memory?
The 16-byte identification page resides at a separate physical location and contains factory-programmed ST device ID (bytes 00h–02h) plus user-defined application parameters. Unlike main memory, it supports RDID/WRID/LID instructions and can be permanently locked in read-only mode via LID - preventing overwrite of calibrated or security-critical data while allowing main memory to remain fully writable.
Can M95040-DRDW3TP/K operate reliably at 145 °C?
Yes - it is AEC-Q100 Grade 0 qualified for continuous operation from –40 °C to +145 °C. At this temperature, it guarantees 400,000 write cycles and 50-year data retention. Its 2.5–5.5 V supply range and Schmitt-trigger inputs are specifically characterized for stability under extreme thermal stress, making it suitable for under-hood engine control and turbocharger modules.
What SPI modes does M95040-DRDW3TP/K support?
It supports exactly two SPI modes: CPOL = 0, CPHA = 0 and CPOL = 1, CPHA = 1. In both, data are latched on the rising edge of C and output on the falling edge. The difference lies only in idle clock polarity - ensuring compatibility with common MCU SPI peripherals while avoiding undefined behavior from unsupported modes like CPOL=0/CPHA=1.
M95040-DRDW3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95040-DRDW3TP/K FAQ
1.How can I place an order for M95040-DRDW3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M95040-DRDW3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95040-DRDW3TP/K reliable?
The price and inventory of M95040-DRDW3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95040-DRDW3TP/K is usually 5 days.
3.What payment methods are accepted for M95040-DRDW3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95040-DRDW3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95040-DRDW3TP/K?
M95040-DRDW3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95040-DRDW3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95040-DRDW3TP/K?
For technical support, including M95040-DRDW3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95040-DRDW3TP/K requirements.
6.How does Aetrix verify that M95040-DRDW3TP/K is sourced from the original manufacturer or authorized distributors?
All M95040-DRDW3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95040-DRDW3TP/K meets industry standards.
7.What is the process for return or replacement of M95040-DRDW3TP/K?
All M95040-DRDW3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95040-DRDW3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95040-DRDW3TP/K part is unused and in its original packaging.
Return procedure for M95040-DRDW3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95040-DRDW3TP/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
