STMicroelectronics M95080-RDW6TP
- Part No.:
- M95080-RDW6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95080-RDW6TP.pdf
- Description:
- IC EEPROM 8KBIT SPI 20MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,744
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95080-RDW6TP from STMicroelectronics is an 8-Kbit serial SPI bus EEPROM organized as 1024 × 8 bits, designed for nonvolatile data storage in microcontroller-based systems requiring low-voltage operation, fast write cycles, and robust data integrity. It operates from 1.8 V to 5.5 V, supports up to 20 MHz clock frequency, delivers ≤5 ms byte/page write time, and features ECC x1 error correction and a dedicated 32-byte identification page with permanent lock capability.
For engineers reviewing the M95080-RDW6TP datasheet, M95080-RDW6TP pinout, M95080-RDW6TP application, or M95080-RDW6TP equivalent, this device is selected for embedded systems needing reliable, low-power, SPI-compatible memory with configurable write protection, extended data retention (>200 years), and enhanced ESD tolerance - especially where supply voltage headroom is constrained below 2.5 V.
Technical Context
The M95080-RDW6TP implements a synchronous serial interface compliant with SPI modes CPOL=0/CPHA=0 and CPOL=1/CPHA=1, latching input data on the rising edge of C and outputting data on its falling edge. Its internal architecture includes a status register with nonvolatile BP1/BP0 bits for software-configurable block protection (quarter/half/whole array), SRWD bit for hardware-locked status register writes, and an ECC x1 engine correcting single-bit errors per byte during read operations.
It integrates a power-on-reset (POR) circuit ensuring instruction immunity during power-up, supports Hold functionality to pause communication without chip deselection, and uses a built-in sequencer with HV generator for internal write cycling. The identification page (32 bytes) is accessible only via RDID/WRID instructions and can be permanently locked to read-only mode via LID instruction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8 Kbit (1024 × 8 bits) - sufficient for firmware parameter tables, calibration data, or device configuration storage in compact embedded nodes. |
| Supply voltage range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 3.3 V, and 5 V logic domains without level-shifting. |
| Max clock frequency | 20 MHz - supports high-throughput data logging at up to 2.5 MB/s effective serial bandwidth (MSB-first, 8-bit framing). |
| Write cycle time | ≤5 ms (byte or page) - reduces firmware blocking time during critical configuration updates or event logging. |
| Data retention | >200 years at +25 °C - ensures long-term reliability in unattended industrial or automotive control modules. |
| Endurance | >4 million write cycles - accommodates frequent runtime parameter adjustment (e.g., energy metering counters, sensor offset tuning). |
| ECC support | ECC x1 per byte - transparently corrects single-bit soft errors during reads, improving system-level data integrity without software overhead. |
Pinout & Package
Package: TSSOP8 (169 mil width), RoHS-compliant and halogen-free (ECOPACK2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable signal; falling edge required after power-up before first instruction; deselects device and places Q in high-impedance state. |
| W | Write protect | Hardware control input that, when low with SRWD=1, locks BP1/BP0/SRWD bits against modification via WRSR instruction. |
| HOLD | Hold control | Pauses ongoing SPI transaction without resetting internal state; requires S low to activate; Q goes high-Z while D/C are ignored. |
| C | Serial clock | Input timing reference; data latched on rising edge (D), output shifted on falling edge (Q); supports CPOL/CPHA = (0,0) or (1,1). |
| D | Serial data input | Input for instruction opcodes, addresses, and write data; MSB-first; sampled on rising edge of C. |
| Q | Serial data output | Output for read data and status register contents; MSB-first; valid on falling edge of C. |
| VCC | Supply voltage | Power rail (1.8–5.5 V); requires local 10–100 nF decoupling capacitor near pins to maintain stability during write cycles. |
| VSS | Ground | Reference for all I/O and internal circuitry; must be connected directly to system ground plane with low-impedance path. |
Key Features
| Feature | Design Value |
|---|---|
| Identification page | 32-byte dedicated memory area accessible only via RDID/WRID/LID instructions; supports permanent read-only locking for secure calibration or serial number storage. |
| Configurable write protection | Software-selectable block protection (BP1/BP0) enabling quarter/half/whole array lock; enforced by status register and W pin in Hardware Protected mode. |
| Fast write performance | ≤5 ms page write time (32 bytes) - enables efficient bulk parameter updates without excessive MCU wait states or timer overhead. |
| Low-voltage operation | 1.8 V minimum VCC - allows direct integration into battery-powered IoT sensors, wearables, and energy-harvesting systems without voltage boosting. |
| Enhanced reliability | ECC x1 per byte + >4M endurance + >200-year retention - meets functional safety requirements for Class B industrial control and automotive body electronics. |
Applications
| Smart Energy Metering | Industrial PLC I/O Modules |
|---|---|
|
Use Scenario: Storing tariff schedules, accumulated kWh values, and tamper-event logs across power outages. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed write completion under brown-out conditions using POR and tW timing compliance. Use Value: Prevents data corruption during grid instability via 1.8 V operation margin, ECC-corrected reads, and 5 ms page writes minimizing exposure to interruption. |
Use Scenario: Retaining module configuration (I/O mapping, scaling factors, alarm thresholds) across firmware upgrades and power cycles. IC Role / Device Role / Timing Role: SPI-configurable EEPROM providing deterministic access latency and hardware/software write lock for field-service safety. Use Value: Enables secure reconfiguration via identification page lock and BP1/BP0-controlled protection zones, reducing risk of accidental overwrites in distributed control networks. |
| Automotive Body Control Units | Medical Diagnostic Handhelds |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and diagnostic trouble codes (DTCs) in 12 V vehicle systems with wide ambient temperature swings. IC Role / Device Role / Timing Role: AEC-Q100 stress-tested EEPROM supporting -40 °C to +85 °C operation and integrated ESD protection (>4 kV HBM). Use Value: Ensures reliable recall of user preferences and fault history despite thermal cycling and electrical noise, backed by >200-year data retention. |
Use Scenario: Storing calibration coefficients, sensor compensation tables, and regulatory audit logs in portable ultrasound or glucose monitors. IC Role / Device Role / Timing Role: Secure, low-power memory with locked identification page for FDA/ISO 13485 traceability data and device-specific parameters. Use Value: Meets medical device data integrity requirements through ECC correction, permanent ID page locking, and >4 million write endurance for daily recalibration cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25080B-SSHL-T (Microchip) | Same 8-Kbit SPI EEPROM, but rated 1.8–5.5 V and lacks identification page; no ECC; max clock 20 MHz. | No dedicated lockable ID page or ECC - unsuitable for secure calibration storage or high-reliability read paths. | Select when cost sensitivity outweighs need for ECC or permanent ID locking; verify absence of soft-error mitigation in safety-critical paths. |
| BR24G08NUX-10 (ROHM) | 8-Kbit SPI EEPROM with 1.7–5.5 V range and 10 MHz max clock; includes write-protect pin but no identification page or ECC. | Lower speed and no ECC limits use in high-throughput logging; missing ID page reduces security for serialized devices. | Prefer for ultra-low-power sleep-mode applications where 10 MHz bandwidth suffices and ECC is not mandated by system-level FMEA. |
Compared with AT25080B-SSHL-T and BR24G08NUX-10, the M95080-RDW6TP provides unique value through its combination of ECC x1, dedicated lockable identification page, and full 20 MHz timing - making it optimal for applications demanding both data integrity and secure parameter management under variable supply conditions.
Availability
M95080-RDW6TP is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, automotive body controllers, and portable medical diagnostics requiring stable component supply, long-lifecycle support, and guaranteed RoHS/ECOPACK2 compliance.
Supply support for M95080-RDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in microcontrollers, power management, analog ICs, and nonvolatile memory, with strong focus on industrial, automotive, and embedded applications.
The M95080 series belongs to ST's serial EEPROM product line, engineered for robust, low-voltage SPI memory solutions in space-constrained, mission-critical systems where data integrity, endurance, and supply flexibility are essential.
FAQ
What is the function of the HOLD pin, and when should it be used?
The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. It must be asserted only when Chip Select (S) is low, and causes Serial Data Output (Q) to go high-impedance while ignoring D and C inputs. Use it to temporarily suspend memory access during MCU interrupt servicing or bus arbitration, ensuring transaction resumption from the exact bit position.
How does the identification page differ from standard memory array pages?
The identification page is a dedicated 32-byte region accessible only via RDID/WRID instructions - not through standard READ/WRITE commands. It supports permanent read-only locking via the LID instruction, and its contents persist independently of block protection settings. This makes it ideal for storing immutable device identifiers, calibration constants, or cryptographic keys that must survive repeated firmware updates.
Can the M95080-RDW6TP operate reliably at 1.8 V while running at 20 MHz?
Yes - the M95080-RDW6TP is fully specified for 20 MHz operation across its entire 1.8 V to 5.5 V supply range. Electrical characteristics including setup/hold times, propagation delays, and output drive strength are validated at 1.8 V in the DS8776 Rev 5 datasheet (Section 9, AC Parameters), ensuring timing compliance without derating in low-voltage designs.
What happens if the Write Protect (W) pin is left floating during operation?
The W pin must be actively driven high or low; floating violates the absolute maximum ratings and may cause undefined behavior in Block Protect (BP1/BP0) bit interpretation and SRWD-enabled Hardware Protected mode activation. STMicroelectronics specifies that W must be stable during all write instructions - tie to VCC or GND via a pull-up/down resistor (e.g., 10 kΩ) to ensure deterministic protection state and prevent spurious lockouts.
M95080-RDW6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95080-RDW6TP FAQ
1.How can I place an order for M95080-RDW6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M95080-RDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95080-RDW6TP reliable?
The price and inventory of M95080-RDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95080-RDW6TP is usually 5 days.
3.What payment methods are accepted for M95080-RDW6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95080-RDW6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95080-RDW6TP?
M95080-RDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95080-RDW6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95080-RDW6TP?
For technical support, including M95080-RDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95080-RDW6TP requirements.
6.How does Aetrix verify that M95080-RDW6TP is sourced from the original manufacturer or authorized distributors?
All M95080-RDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95080-RDW6TP meets industry standards.
7.What is the process for return or replacement of M95080-RDW6TP?
All M95080-RDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95080-RDW6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95080-RDW6TP part is unused and in its original packaging.
Return procedure for M95080-RDW6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95080-RDW6TP Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
