My Inquiry
My Account
STMicroelectronics M95080-WMN6TP
- Part No.:
- M95080-WMN6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95080-WMN6TP.pdf
- Description:
- IC EEPROM 8KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:26,167
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95080-WMN6TP from STMicroelectronics is an 8-Kbit serial SPI bus EEPROM organized as 1024 × 8 bits, serving as non-volatile configuration and calibration storage in microcontroller-based systems. It operates from 2.5 V to 5.5 V, supports up to 20 MHz clock frequency, delivers ≤5 ms byte/page write time, and guarantees >4 million write cycles with >200-year data retention at -40 °C to +85 °C - deployed in industrial sensor nodes and automotive body control modules.
For engineers reviewing the M95080-WMN6TP datasheet, M95080-WMN6TP pinout, M95080-WMN6TP application, or M95080-WMN6TP equivalent, key selection criteria include its quarter/half/whole-array software write protection via BP1/BP0 bits, hardware lock capability using W/SRWD, ECC x1 bit-error correction per byte, and compatibility with CPOL/CPHA = (0,0) or (1,1) SPI modes.
Technical Context
The device implements a dedicated SPI interface with edge-sensitive Chip Select (S) and Hold (HOLD) for transaction pausing without reset. Serial clock (C) latches input on rising edge and outputs data on falling edge, supporting only two SPI modes: (CPOL, CPHA) = (0,0) and (1,1).
Internal architecture includes an ECC x1 logic block per memory byte, a status register with non-volatile BP1/BP0 and SRWD bits, and a dedicated 32-byte Identification page (readable via RDID, writable via WRID, lockable via LID) - all managed through eight discrete instructions including WREN, RDSR, WRITE, and WRSR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8 Kbit (1024 × 8), sufficient for firmware patch storage or multi-sensor calibration tables in compact embedded designs. |
| Supply voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level-shifting. |
| Max clock frequency | 20 MHz - enables fast configuration loading (<1.6 ms for full array read at max speed). |
| Write cycle time | ≤5 ms per byte or page - reduces system wait time during field-upgrade or parameter save operations. |
| Data retention | >200 years at 85 °C - ensures long-term reliability in unattended infrastructure monitoring equipment. |
| Endurance | >4 million write cycles - supports frequent logging in data-acquisition gateways. |
| ECC support | ECC x1 per byte - corrects single-bit errors transparently during read, improving functional safety compliance. |
Pinout & Package
Supplied in RoHS-compliant SO8N (150 mil width) package with standard 8-pin DIP footprint and gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable; edge-sensitive - requires falling edge after power-up before first instruction. |
| C | Serial clock | Timing reference; input only; latches D on rising edge, drives Q on falling edge. |
| D | Serial data input | MSB-first input path for instructions, addresses, and write data; sampled on C rising edge. |
| Q | Serial data output | MSB-first output path for read data and status register; driven on C falling edge. |
| W | Write protect | Hardware lock control - when low + SRWD=1, disables WRSR and freezes BP1/BP0 bits. |
| HOLD | Hold | Pauses ongoing SPI transfer without deselecting device; Q goes high-Z while C/D are ignored. |
| VCC | Supply voltage | 2.5–5.5 V power rail; requires local 10–100 nF decoupling capacitor near pins. |
| VSS | Ground | Reference for all I/O and internal circuitry; must be low-impedance return path. |
Key Features
| Feature | Design Value |
|---|---|
| Identification page | 32-byte dedicated area for secure parameters (e.g., MAC address, calibration coefficients), lockable permanently to read-only mode via LID instruction. |
| Flexible write protection | Software-configurable block protection (BP1/BP0) enabling quarter/half/whole memory lockdown - prevents accidental overwrites during firmware updates. |
| Hardware+software lock | SRWD bit + W pin combination enforces hardware-protected mode, disabling WRSR and freezing status register configuration. |
| Robust SPI protocol | Instruction validation (8-bit-aligned), automatic wait-state on invalid opcodes, and strict CS timing enforcement prevent spurious writes during noise or reset events. |
| Enhanced reliability | On-the-fly ECC x1 per byte corrects single-bit read errors - critical for fail-safe operation in medical or industrial control EEPROM usage. |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
|
Use Scenario: Storing calibrated ADC offset/gain values and channel-specific compensation coefficients across temperature ranges. IC Role / Device Role / Timing Role: Non-volatile configuration store accessed during boot and runtime recalibration; SPI interface synchronized to MCU's peripheral clock. Use Value: Enables field-replaceable sensor modules without reprogramming - calibration data persists across power cycles and firmware upgrades. |
Use Scenario: Retaining seat position memory, mirror angle settings, and user preference profiles in door control modules. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced via SPI to 32-bit automotive MCU; accessed during wake-up sequence and driver profile load. Use Value: Supports ASIL-B relevant data integrity via ECC and >200-year retention - meets OEM requirements for 15+ year vehicle service life. |
| Smart Energy Meters | Medical Diagnostic Sensors |
|
Use Scenario: Logging tamper events, meter firmware version history, and tariff schedule changes under utility-defined security policies. IC Role / Device Role / Timing Role: Secure non-volatile log storage with hardware write lock (W+SRWD); accessed asynchronously by metering SoC during scheduled uploads. Use Value: Block protection prevents unauthorized overwrite of regulatory-critical logs; ECC ensures audit trail integrity over decades. |
Use Scenario: Storing sensor-specific calibration constants, manufacturing traceability codes, and FDA-mandated device ID in portable diagnostics. IC Role / Device Role / Timing Role: Trusted configuration store with locked Identification page (LID), accessed once at power-on by ARM Cortex-M4 host. Use Value: Permanent lock of identification data satisfies IEC 62304 traceability requirements and prevents counterfeit part substitution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25080B-SSHL-T | Same 8-Kbit SPI EEPROM but lacks Identification page and ECC; max clock 20 MHz; VCC range 1.8–5.5 V. | No dedicated lockable ID page or per-byte error correction - unsuitable for safety-critical or traceability-required deployments. | Select only for cost-sensitive consumer applications where ECC and permanent ID locking are not mandated. |
| BR24G08NUX-10 | I²C interface (not SPI); 8-Kbit; 1.7–5.5 V; includes write-protect pin but no hold function or ECC. | Requires I²C-capable host; incompatible with SPI-only controllers; no transaction pause capability or bit-level error recovery. | Choose only when board already uses I²C bus and space constraints preclude adding SPI-to-I²C bridge logic. |
Compared with AT25080B-SSHL-T and BR24G08NUX-10, M95080-WMN6TP uniquely combines SPI speed, hardware/software write lock, ECC, and a dedicated lockable ID page - making it the only option meeting functional safety and regulatory traceability requirements in industrial and medical designs.
Availability
M95080-WMN6TP is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, smart energy meters, and medical diagnostic sensors requiring stable component supply across extended product lifecycles.
Supply support for M95080-WMN6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and memory solutions for industrial, automotive, and consumer markets.
M95080-WMN6TP belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, high-reliability non-volatile storage in harsh environments with stringent data integrity requirements.
FAQ
What SPI modes does M95080-WMN6TP support?
M95080-WMN6TP supports exactly two SPI modes: (CPOL, CPHA) = (0, 0) and (1, 1). In both, data is latched on the rising edge of C and output on the falling edge. The difference lies only in idle clock polarity - C remains low in mode (0,0) and high in mode (1,1). It does not support (0,1) or (1,0) configurations.
How is the Identification page protected and locked?
The Identification page (32 bytes) is accessed via RDID/WRID instructions and locked permanently using the LID instruction. Once executed, LID sets a one-time programmable fuse that disables further writes to that page. Lock status is verified via RDLS instruction, and the page remains readable indefinitely after locking.
Can M95080-WMN6TP operate at 1.8 V?
No. M95080-WMN6TP is the "W" variant with a minimum supply voltage of 2.5 V. For 1.8 V operation, ST offers the M95080-R variant (1.8–5.5 V). Using M95080-WMN6TP below 2.5 V violates absolute maximum ratings and may cause unpredictable behavior or data corruption.
Does the HOLD pin require external pull-up or pull-down?
HOLD is an active-low input with internal weak pull-up. No external resistor is required unless system-level noise immunity demands stronger biasing. If used in noisy environments, a 10 kΩ pull-up to VCC is recommended to ensure clean deassertion during power transitions.
M95080-WMN6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95080-WMN6TP FAQ
1.How can I place an order for M95080-WMN6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M95080-WMN6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95080-WMN6TP reliable?
The price and inventory of M95080-WMN6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95080-WMN6TP is usually 5 days.
3.What payment methods are accepted for M95080-WMN6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95080-WMN6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95080-WMN6TP?
M95080-WMN6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95080-WMN6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95080-WMN6TP?
For technical support, including M95080-WMN6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95080-WMN6TP requirements.
6.How does Aetrix verify that M95080-WMN6TP is sourced from the original manufacturer or authorized distributors?
All M95080-WMN6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95080-WMN6TP meets industry standards.
7.What is the process for return or replacement of M95080-WMN6TP?
All M95080-WMN6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95080-WMN6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95080-WMN6TP part is unused and in its original packaging.
Return procedure for M95080-WMN6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95080-WMN6TP Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
