Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95128-DRDW8TP/K

Name: M95128-DRDW8TP/K
Brand: STMicroelectronics
SKU: M95128-DRDW8TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95128-DRDW8TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M95128-DRDW8TP/K.pdf

Description:: IC EEPROM 128KBIT SPI 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:13,743

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95128-DRDW8TP/K from STMicroelectronics is a 128-Kbit (16 Kbytes) serial SPI EEPROM with 64-byte page size, 20 MHz max clock (V_CC ≥ 4.5 V), and extended operation up to 105 °C - used for nonvolatile parameter storage in automotive body control modules, industrial PLC firmware backup, and medical device calibration data retention.

For engineers reviewing the M95128-DRDW8TP/K datasheet, M95128-DRDW8TP/K pinout, M95128-DRDW8TP/K application, or M95128-DRDW8TP/K equivalent, key selection criteria include write endurance at elevated temperature (900 k cycles @ 105 °C), block-level hardware write protection (1/4, 1/2, or full memory), and integrated ECC for enhanced data integrity in safety-critical systems.

Technical Context

This SPI EEPROM implements CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes with input latching on rising clock edge and output shifting on falling edge. It features a dedicated 64-byte Identification Page with lockable application parameters and factory-programmed device ID bytes.

The Status Register includes WIP (Write In Progress), WEL (Write Enable Latch), BP1/BP0 (block protection bits), and SRWD (Status Register Write Disable) - enabling hierarchical, non-volatile write protection coordinated with the W pin state and internal logic.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	128 Kbit (16 Kbytes), organized as 256 × 64-byte pages - enables efficient firmware patching and modular configuration updates.
Max Clock Frequency	20 MHz @ V_CC ≥ 4.5 V - supports high-throughput boot-time parameter loading in real-time embedded systems.
Write Endurance	900 k cycles @ 105 °C - ensures reliable field recalibration in under-hood automotive ECUs over full product lifetime.
Data Retention	50+ years @ 105 °C - guarantees long-term integrity of safety-critical calibration data without refresh.
Operating Voltage	1.7 V to 5.5 V - interoperates with mixed-voltage microcontrollers (e.g., 1.8 V logic + 5 V analog rails).
ESD Protection	4000 V HBM - withstands handling and board-level transients in industrial assembly environments.
Temperature Range	−40 °C to +105 °C - qualified per AEC-Q100 Grade 2 for automotive under-dash and engine bay applications.

Pinout & Package

Package: TSSOP8 (DW), 169 mil width, RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
S (Chip Select)	Active-low device enable	Edge- and level-sensitive; must transition high→low to initiate command decoding after power-up.
C (Serial Clock)	Interface timing reference	Drives data latching (rising edge) and output shifting (falling edge); supports dual SPI modes (CPOL/CPHA).
D (Serial Data Input)	Command/address/data input	Accepts instruction opcodes, 16-bit addresses, and up to 64 bytes of write data - MSB-first, 8-bit aligned.
Q (Serial Data Output)	Read data output	Tri-states when S is high or HOLD is active; outputs MSB-first during READ/RDID/RDSR commands.
W (Write Protect)	Status Register hardware lock	When SRWD=1 and W=low, blocks all Status Register writes - freezes BP1/BP0 protection settings permanently.
HOLD	Communication pause control	Halts ongoing SPI transfer without deselecting device; resumes from exact bit position upon deassertion.
V_CC	Power supply	1.7–5.5 V operation; internal voltage regulator enables stable core logic across wide input range.
V_SS	Ground reference	Common return for all I/O and internal circuitry; requires low-impedance PCB connection to minimize noise coupling.

Key Features

Feature	Design Value
Embedded ECC logic	Corrects single-bit errors and detects double-bit errors in memory array - eliminates need for external error-handling firmware.
Lockable Identification Page	64-byte dedicated area storing ST device ID + user parameters; permanently read-only after LID command - secures calibration keys and traceability data.
Multi-level hardware write protection	SRWD + W pin + BP1/BP0 bits enable three-tier protection: status register lock, block-level memory lock, and software-controlled granularity.
Schmitt trigger inputs	Input hysteresis on S, C, D, HOLD, W pins - rejects >1.5 Vpp noise on PCB traces in electrically noisy automotive/industrial environments.
Short write cycle time	≤4 ms for byte or page write - reduces CPU wait time and enables deterministic real-time parameter updates.

Applications

Automotive Body Control Unit

Industrial PLC Firmware Backup

Use Scenario: Storing seat/mirror position presets, door lock configurations, and lighting profiles across vehicle ignition cycles.

IC Role / Device Role / Timing Role: Nonvolatile parameter storage with AEC-Q100 Grade 2 qualification and 105 °C operation for under-dash mounting.

Use Value: Enables zero-latency recall of user preferences without battery-backed RAM, reducing BOM cost and system complexity.

Use Scenario: Preserving ladder logic program checksums, I/O mapping tables, and runtime calibration offsets during power loss.

IC Role / Device Role / Timing Role: High-reliability firmware metadata storage with 50-year data retention at 105 °C in cabinet-mounted controllers.

Use Value: Eliminates manual reconfiguration after brownouts and ensures deterministic boot behavior in mission-critical automation.

Medical Infusion Pump Calibration

Smart Energy Meter Parameter Storage

Use Scenario: Archiving flow rate calibration coefficients, sensor offset values, and dose history logs for FDA audit compliance.

IC Role / Device Role / Timing Role: Tamper-resistant, ECC-protected storage with lockable Identification Page for regulatory traceability.

Use Value: Meets IEC 62304 software lifecycle requirements by guaranteeing immutable calibration records across 10+ year device lifespan.

Use Scenario: Holding tariff schedules, metering constants, and communication protocol keys in utility-grade electricity meters.

IC Role / Device Role / Timing Role: Secure, long-life parameter vault operating from −40 °C to +85 °C in outdoor meter enclosures.

Use Value: Prevents unauthorized parameter modification via hardware-level write protection and 4000 V HBM ESD robustness.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-SSH-T	4 Mbit density, no built-in ECC, 85 °C max operating temperature	Lacks AEC-Q100 qualification and high-temp endurance; suitable only for commercial-grade consumer devices	Select only if higher density is required and 105 °C operation is unnecessary.
BR24G128FJ-WE2	I²C interface (not SPI), 128 Kbit, 105 °C, no Identification Page or SRWD/W pin coordination	Requires different MCU peripheral driver; lacks hierarchical hardware write protection architecture	Choose only for I²C-based designs where pin count constraints preclude SPI routing.

Compared with AT25DF041A-SSH-T and BR24G128FJ-WE2, the M95128-DRDW8TP/K uniquely combines AEC-Q100 Grade 2 qualification, 105 °C endurance, lockable Identification Page, and SRWD-coordinated hardware/software write protection - making it the sole option for safety-critical automotive and industrial firmware parameter storage.

Availability

M95128-DRDW8TP/K is available at Aetrix Electronics and suitable for automotive body control units, industrial PLC firmware backup, and medical infusion pump calibration requiring stable component supply across extended temperature and long-lifecycle programs.

Supply support for M95128-DRDW8TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with over 40 years of EEPROM innovation.

The M95128-DRE series targets high-reliability embedded systems requiring extended temperature operation, hardware-enforced data security, and AEC-Q100 compliance - especially in automotive ECUs and industrial controllers.

FAQ

What is the function of the HOLD pin on M95128-DRDW8TP/K?

The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting the internal state machine. When asserted low while Serial Clock (C) is low, it places Q in high-impedance and ignores D/C transitions until deasserted. This enables multi-master bus arbitration and deterministic interrupt handling in real-time systems.

How does the Identification Page differ from main memory?

The Identification Page is a dedicated 64-byte region containing factory-programmed ST device ID bytes (first 3 bytes) and user-configurable fields. Unlike main memory, it supports the RDID/WRID/LID instructions and can be permanently locked to read-only mode via the LID command - preventing overwrite of calibration keys or traceability data.

Can the Status Register be write-protected independently of memory blocks?

Yes. The SRWD bit in the Status Register, when set to 1, enables write protection that depends on the W pin state: if W is low, the entire Status Register (including BP1/BP0) becomes immutable. This allows independent locking of protection settings from memory content - critical for securing firmware update policies in certified systems.

What SPI modes does M95128-DRDW8TP/K support?

The device supports two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1. In both, data is latched on the rising edge of C and shifted out on the falling edge. Mode selection is determined by the host controller's idle clock polarity - no device configuration is required, ensuring plug-and-play compatibility with most microcontroller SPI peripherals.

M95128-DRDW8TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 128Kbit

Memory Organization:: 16K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M95128-DRDW8TP/K FAQ

1.How can I place an order for M95128-DRDW8TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95128-DRDW8TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95128-DRDW8TP/K reliable?

The price and inventory of M95128-DRDW8TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95128-DRDW8TP/K is usually 5 days.

3.What payment methods are accepted for M95128-DRDW8TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95128-DRDW8TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95128-DRDW8TP/K?

M95128-DRDW8TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95128-DRDW8TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95128-DRDW8TP/K?

For technical support, including M95128-DRDW8TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95128-DRDW8TP/K requirements.

6.How does Aetrix verify that M95128-DRDW8TP/K is sourced from the original manufacturer or authorized distributors?

All M95128-DRDW8TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95128-DRDW8TP/K meets industry standards.

7.What is the process for return or replacement of M95128-DRDW8TP/K?

All M95128-DRDW8TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95128-DRDW8TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95128-DRDW8TP/K part is unused and in its original packaging.

Return procedure for M95128-DRDW8TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…