STMicroelectronics M95128-RDW6TP
- Part No.:
- M95128-RDW6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95128-RDW6TP.pdf
- Description:
- IC EEPROM 128KBIT SPI 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,325
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95128-RDW6TP from STMicroelectronics is a 128-Kbit serial SPI bus EEPROM organized as 16,384 × 8 bits, operating from 1.8 V to 5.5 V supply voltage with 20 MHz clock support. It features 64-byte page write capability, quarter/half/whole-array write protection, and an additional lockable 64-byte Identification page for secure parameter storage. Used in industrial control modules for firmware revision tracking and calibration data retention.
For engineers reviewing the M95128-RDW6TP datasheet, M95128-RDW6TP pinout, M95128-RDW6TP application, or M95128-RDW6TP equivalent, key selection considerations include its 1.8 V minimum VCC, ECOPACK2®-compliant TSSOP8 package, 4 million write cycles, 200-year data retention, and hardware/software write protection architecture.
Technical Context
The device implements a standard SPI interface supporting CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, with data latched on C's rising edge and output shifted on its falling edge. Internal high-voltage generation enables byte/page writes within 5 ms without external charge pumps.
It integrates a non-volatile status register with BP1/BP0 bits for software-configurable block protection and SRWD+W pin for hardware-enforced Status register lockdown. The HOLD pin allows pause/resume of ongoing SPI transfers without chip deselection or state loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 128 Kbit (16 Kbytes), organized as 16,384 × 8 bits - directly addressable via two-byte SPI address field |
| Supply voltage | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers without level shifters |
| Max clock frequency | 20 MHz - supports ≤50 ns tCH/tCL, enabling fast configuration reads in real-time systems |
| Write endurance | 4 million cycles - sufficient for daily firmware update logging over 10+ years in field-deployed equipment |
| Data retention | 200 years at 25 °C - ensures calibration constants remain valid across product lifecycle without refresh |
| Operating temperature | −40 °C to +85 °C - qualified for industrial ambient environments including motor drives and PLC I/O modules |
| Page size | 64 bytes - aligns with common MCU DMA buffer sizes and minimizes partial-page write overhead |
Pinout & Package
Supplied in ECOPACK2®-compliant TSSOP8 (169 mil width) package with gull-wing leads, compatible with standard reflow profiles and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable; falling edge required after power-up before first instruction - prevents spurious writes during rail ramp-up |
| C | Serial clock | Input timing reference; rising edge latches D, falling edge outputs Q - defines deterministic SPI timing boundaries |
| D | Serial data input | MSB-first instruction/address/data input; sampled only when S is low and C rising - enforces strict protocol compliance |
| Q | Serial data output | MSB-first read data output; driven only when S is low and C falling - avoids bus contention in multi-device SPI daisy chains |
| W | Write protect | Hardware lock for BP1/BP0/SRWD bits; low + SRWD=1 enables Hardware Protected mode - blocks accidental Status register corruption |
| HOLD | Communication hold | Pauses active SPI transfer without resetting internal state; requires S low and C low to assert - preserves partial command context |
| VCC | Supply voltage | 1.8–5.5 V power rail; decoupling capacitor (10–100 nF) required near pins to suppress switching noise during write cycles |
| VSS | Ground | Reference for all I/O and internal logic; must be low-impedance return path to prevent VCC droop during HV generation |
Key Features
| Feature | Design Value |
|---|---|
| Identification page | 64-byte dedicated memory area with permanent lock (LID instruction) - stores immutable device-specific keys or calibration IDs |
| Multi-level write protection | Software (BP1/BP0 bits) + hardware (W pin + SRWD) dual-layer control - prevents unauthorized writes even if firmware is compromised |
| Hold function | Real-time SPI transaction suspension without chip deselect - essential for time-critical systems sharing SPI bus with ADCs or sensors |
| ECOPACK2® packaging | TSSOP8 with halogen-free, RoHS-compliant materials and enhanced thermal performance - meets industrial sustainability and reliability requirements |
| Power-on reset (POR) | Internal POR circuit holds device inactive until VCC exceeds threshold - eliminates need for external reset IC in space-constrained designs |
Applications
| Industrial PLC I/O Modules | Medical Device Calibration Storage |
|---|---|
|
Use Scenario: Storing channel-specific gain/offset coefficients and sensor linearization tables in modular analog input cards. IC Role / Device Role / Timing Role: Non-volatile configuration memory accessed during power-up and runtime recalibration sequences. Use Value: Enables field-upgradable calibration without firmware reflashing; 200-year retention guarantees accuracy across device lifetime. |
Use Scenario: Securing FDA-mandated device serial numbers, manufacturing dates, and calibration timestamps in portable diagnostic tools. IC Role / Device Role / Timing Role: Tamper-resistant identity and audit log storage with hardware-locked Identification page. Use Value: LID instruction permanently disables writes to ID page, satisfying regulatory traceability requirements for Class II devices. |
| Automotive Body Control Units | Smart Energy Meter Firmware Logs |
|
Use Scenario: Recording door actuator cycle counts, window position limits, and seat memory presets in BCM modules. IC Role / Device Role / Timing Role: High-endurance parameter storage interfaced via SPI to 32-bit automotive MCUs (e.g., SPC5). Use Value: 4 million write cycles support >10 years of daily usage; −40 °C to +85 °C rating matches under-hood thermal profile. |
Use Scenario: Logging firmware version rollbacks, meter tamper events, and time-of-use tariff changes in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: Secure event journal with write-protection granularity down to quarter-memory blocks. Use Value: BP1/BP0 bits allow locking tariff tables while permitting firmware update logs - enforces data integrity hierarchy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25128B-SSHL-T | 1.8–5.5 V operation, 20 MHz max, but lacks Identification page and hardware SRWD+W lock | No permanent ID lock capability; relies solely on software BP bits for protection | Select when cost sensitivity outweighs need for hardware-enforced ID immutability |
| BR24G128FJ-WE2 | I²C interface (not SPI), 1.7–5.5 V, 1 MHz max clock, 1 million write cycles | Requires I²C-capable host; unsuitable for high-speed SPI-bus systems with tight timing budgets | Choose only for legacy I²C designs where bus topology prohibits SPI adoption |
Compared with AT25128B-SSHL-T and BR24G128FJ-WE2, M95128-RDW6TP uniquely combines SPI speed, hardware-locked ID page, and 4M-cycle endurance - making it optimal for safety-critical industrial firmware storage where both speed and security are mandatory.
Availability
M95128-RDW6TP is available at Aetrix Electronics and suitable for industrial PLC I/O modules, medical calibration systems, automotive body control units, and smart energy meter firmware logging requiring stable component supply and long-term obsolescence management.
Supply support for M95128-RDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and non-volatile memory solutions for industrial, automotive, and consumer markets.
M95128-RDW6TP belongs to ST's M95 serial EEPROM product line, engineered for robustness in harsh environments with emphasis on data integrity, long-term reliability, and seamless integration into resource-constrained embedded systems.
FAQ
What is the function of the HOLD pin during active SPI communication?
The HOLD pin pauses ongoing SPI transfers without deselecting the device or resetting internal state. It requires Chip Select (S) to be low and Serial Clock (C) to be low when asserted. During HOLD, Q goes high-impedance and D/C are ignored, allowing the host to service higher-priority interrupts while preserving command context for resumption.
How does the Identification page differ from standard memory array pages?
The Identification page is a dedicated 64-byte region accessible only via RDID/WRID instructions (not standard READ/WRITE). Once locked using the LID instruction, it becomes permanently read-only - preventing overwrite of critical device identifiers like serial numbers or calibration keys, even if the Status register is reconfigured.
Can the M95128-RDW6TP operate reliably at 1.8 V while sustaining 20 MHz clock speed?
Yes - the M95128-R variant (including -RDW6TP) is fully specified for 1.8 V to 5.5 V operation with 20 MHz maximum clock across the full −40 °C to +85 °C temperature range. DC and AC parameters in DS1356 Rev 20 confirm tCH/tCL ≥50 ns and setup/hold times meet timing at 1.8 V.
What happens if the Write Protect (W) pin is left floating during operation?
Leaving W floating violates the absolute maximum ratings and may cause unpredictable behavior: SRWD bit writes could fail, Block Protect bits might become unchangeable, or the device may enter undefined protection states. STMicroelectronics specifies W must be actively driven high or low - a 10 kΩ pull-up to VCC is recommended for default unprotected operation.
M95128-RDW6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95128-RDW6TP FAQ
1.How can I place an order for M95128-RDW6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M95128-RDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95128-RDW6TP reliable?
The price and inventory of M95128-RDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95128-RDW6TP is usually 5 days.
3.What payment methods are accepted for M95128-RDW6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95128-RDW6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95128-RDW6TP?
M95128-RDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95128-RDW6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95128-RDW6TP?
For technical support, including M95128-RDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95128-RDW6TP requirements.
6.How does Aetrix verify that M95128-RDW6TP is sourced from the original manufacturer or authorized distributors?
All M95128-RDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95128-RDW6TP meets industry standards.
7.What is the process for return or replacement of M95128-RDW6TP?
All M95128-RDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95128-RDW6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95128-RDW6TP part is unused and in its original packaging.
Return procedure for M95128-RDW6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95128-RDW6TP Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
