My Inquiry
My Account
STMicroelectronics M95160-DRMN3TP/K
- Part No.:
- M95160-DRMN3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95160-DRMN3TP/K.pdf
- Description:
- IC EEPROM 16KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:9,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95160-DRMN3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 qualified 16-Kbit serial SPI EEPROM designed for automotive powertrain and body control modules requiring nonvolatile data storage at extreme temperatures. It delivers 2-Kbyte memory organized in 64 pages of 32 bytes, supports up to 20 MHz clock frequency, features embedded ECC logic for enhanced data integrity, and operates across –40 °C to +145 °C.
For engineers reviewing the M95160-DRMN3TP/K datasheet, M95160-DRMN3TP/K pinout, M95160-DRMN3TP/K application, or M95160-DRMN3TP/K equivalent, key selection criteria include extended temperature endurance (145 °C), hardware/software write protection granularity, identification page lockability, and SPI mode compatibility (CPOL/CPHA = 0/0 or 1/1).
Technical Context
This device implements a true EEPROM array with on-chip error correction code (ECC) logic that improves data integrity during read operations across its full 2048 × 8-bit memory space. The architecture includes dedicated status register bits (WIP, WEL, BP0/BP1, SRWD) enabling precise control over write enable state, block-level protection, and status register write disable via combined W pin and SRWD bit logic.
It supports two standard SPI modes (CPOL=0,CPHA=0 and CPOL=1,CPHA=1), with data latched on rising C edge and output shifted on falling C edge. The HOLD pin allows pausing active transfers without chip deselection, while the 32-byte identification page provides factory-programmed ST device codes (0x20, 0x00, 0x0B) plus user-configurable, permanently lockable parameters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2 Kbyte), organized as 64 × 32-byte pages - enables efficient firmware parameter logging with page-aligned writes. |
| Operating temperature | –40 °C to +145 °C - certified for under-hood automotive applications including engine control units and transmission controllers. |
| SPI clock frequency | Up to 20 MHz - supports high-throughput configuration updates in real-time control systems. |
| Write cycle endurance | ≥400,000 cycles at 145 °C - ensures long-term reliability in thermally stressed environments over vehicle lifetime. |
| Data retention | ≥50 years at 125 °C - guarantees persistent calibration data storage without refresh in safety-critical systems. |
| Supply voltage range | 1.7 V to 5.5 V - compatible with 3.3 V and 5 V microcontroller I/O domains without level shifting. |
| Page write time | Typically 3.4 ms (max 4 ms) - enables fast field-updatable parameter sets without blocking host CPU for extended periods. |
Pinout & Package
Package: WFDFPN8 (2 mm × 3 mm, ECOPACK2-compliant, wettable flank). Compact footprint suitable for space-constrained automotive PCBs with automated optical inspection support.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Edge- and level-sensitive input; falling edge initiates command decoding - prevents spurious writes during power-up or noise events. |
| C | Serial clock | Synchronizes all SPI transfers; supports CPOL/CPHA = 0/0 or 1/1 - interoperable with most MCU SPI peripherals without reconfiguration. |
| D | Serial data input | Latches instruction, address, and data on rising C edge - ensures deterministic timing for command parsing and memory addressing. |
| Q | Serial data output | Drives MSB-first data on falling C edge; enters high-Z when S is high or HOLD is active - eliminates bus contention in multi-device SPI daisy chains. |
| HOLD | Hold control | Pauses ongoing transfer without resetting internal state - preserves address pointer and command context during interrupt servicing or priority arbitration. |
| W | Write protect | Hardware-enables status register writes only when SRWD = 1 and W = high - provides dual-layer protection against accidental configuration corruption. |
| VCC | Supply voltage | 1.7–5.5 V operation - simplifies power domain integration across legacy 5 V and modern low-voltage automotive subsystems. |
| VSS | Ground reference | Common return for all signals and supply - requires low-impedance connection to minimize noise coupling into sensitive EEPROM read paths. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded ECC logic | Corrects single-bit errors and detects multi-bit errors in real time during memory reads - eliminates silent data corruption in critical calibration tables. |
| 32-byte identification page | Factory-coded ST device ID (0x20,0x00,0x0B) plus user-writable area - enables secure device authentication and permanent storage of unique module identifiers. |
| Software/hardware write protection | Quarter-block (BP1/BP0) software protection + full-array hardware lock via W/SRWD - allows selective firmware update zones while locking safety-critical parameters. |
| Schmitt trigger inputs | Input thresholds with hysteresis on S, C, D, HOLD, W - rejects EMI-induced glitches on noisy automotive harnesses without external filtering components. |
| Enhanced ESD/latch-up immunity | 4000 V HBM ESD rating and robust latch-up immunity - meets stringent automotive board-level stress requirements per ISO 10605 and AEC-Q100. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
|
Use Scenario: Storing adaptive fuel trim values, knock sensor learning maps, and emission calibration constants across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed 145 °C operation and ECC-protected reads during real-time combustion control loops. Use Value: Prevents loss of learned engine behavior after thermal cycling, reducing cold-start emissions and improving drivability over vehicle lifetime. |
Use Scenario: Retaining camera lens calibration offsets, radar beam alignment coefficients, and sensor fusion weighting factors. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault supporting ASIL-B functional safety requirements with lockable ID page. Use Value: Enables field-upgradable ADAS performance without compromising safety-critical calibration integrity during over-the-air updates. |
| Transmission Control Module (TCM) | Body Control Module (BCM) |
|
Use Scenario: Logging gear shift adaptation profiles, clutch wear compensation tables, and torque converter lock-up timing adjustments. IC Role / Device Role / Timing Role: High-endurance EEPROM supporting >400k write cycles at 145 °C - withstands repeated relearning events in aggressive driving conditions. Use Value: Maintains optimal shift quality and fuel economy across 15+ year service life without EEPROM replacement. |
Use Scenario: Storing seat/mirror position presets, lighting configuration profiles, and door lock timeout settings. IC Role / Device Role / Timing Role: Low-voltage (1.7 V) SPI EEPROM interfacing directly with 3.3 V BCM microcontrollers - eliminates level-shifter BOM cost and layout complexity. Use Value: Ensures user preferences persist through battery disconnects and deep sleep modes while meeting automotive EMC standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF041A-MAHN-T | 4-Mbit density, no ECC, max operating temp +105 °C, SO8N only | Lacks AEC-Q100 Grade 0 qualification and 145 °C capability - unsuitable for under-hood use | Select only for cabin-grade infotainment or HVAC modules where extended temperature is not required. |
| BR24G16FJ-3GE2 | 16-Kbit, I²C interface, AEC-Q100 Grade 2 (–40 °C to +105 °C), TSSOP8 | No SPI interface, lower temperature grade, no identification page - incompatible with existing SPI-based firmware stacks | Choose only if system uses I²C exclusively and operates below 105 °C; requires firmware driver rewrite. |
Compared with AT25DF041A-MAHN-T and BR24G16FJ-3GE2, the M95160-DRMN3TP/K uniquely combines AEC-Q100 Grade 0 qualification, 145 °C operation, SPI interface, ECC, and lockable ID page - making it the sole option for safety-critical, high-temperature automotive control units requiring zero data corruption risk.
Availability
M95160-DRMN3TP/K is available at Aetrix Electronics and suitable for engine control units, transmission control modules, ADAS camera modules, and body control modules requiring stable component supply across extended automotive lifecycles.
Supply support for M95160-DRMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with broad portfolio coverage from microcontrollers to analog and memory devices.
This part belongs to ST's automotive-grade serial EEPROM product line, engineered specifically for mission-critical data retention in harsh thermal and electrical environments found in modern vehicles.
FAQ
What is the maximum SPI clock frequency supported by M95160-DRMN3TP/K?
The device supports up to 20 MHz SPI clock frequency across its full operating temperature range (–40 °C to +145 °C), as verified in DS9286 Rev 8 Table 14. This allows high-speed parameter updates in real-time automotive control systems without requiring clock throttling at elevated temperatures.
How does the identification page differ from main memory, and can it be locked permanently?
The identification page is a dedicated 32-byte area containing ST's factory-programmed device ID (0x20, 0x00, 0x0B) and user-writable fields. It can be permanently locked in read-only mode using the LID instruction - after locking, WRID and RDID remain functional but writes are blocked, ensuring immutable module identification and calibration data.
What protection mechanisms prevent unintended writes to the memory array?
Three independent layers exist: (1) Software block protection via BP0/BP1 bits (quarter/half/full array lock), (2) Hardware write protection via W pin combined with SRWD bit, and (3) Write enable latch (WEL) requiring explicit WREN before each write command - all enforced by on-chip logic without external components.
Is ECC applied to both main memory and the identification page?
ECC logic is embedded in the main memory array (2048 × 8 bits) and actively corrects single-bit errors during all READ operations. The identification page does not use ECC; however, its contents are protected by permanent lock capability and factory-programmed ID verification, providing complementary integrity assurance for critical identification data.
M95160-DRMN3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95160-DRMN3TP/K FAQ
1.How can I place an order for M95160-DRMN3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M95160-DRMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95160-DRMN3TP/K reliable?
The price and inventory of M95160-DRMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95160-DRMN3TP/K is usually 5 days.
3.What payment methods are accepted for M95160-DRMN3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95160-DRMN3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95160-DRMN3TP/K?
M95160-DRMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95160-DRMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95160-DRMN3TP/K?
For technical support, including M95160-DRMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95160-DRMN3TP/K requirements.
6.How does Aetrix verify that M95160-DRMN3TP/K is sourced from the original manufacturer or authorized distributors?
All M95160-DRMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95160-DRMN3TP/K meets industry standards.
7.What is the process for return or replacement of M95160-DRMN3TP/K?
All M95160-DRMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95160-DRMN3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95160-DRMN3TP/K part is unused and in its original packaging.
Return procedure for M95160-DRMN3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95160-DRMN3TP/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
