Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95160-DRMN8TP/K

Name: M95160-DRMN8TP/K
Brand: STMicroelectronics
SKU: M95160-DRMN8TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95160-DRMN8TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M95160-DRMN8TP/K.pdf

Description:: IC EEPROM 16KBIT SPI 20MHZ 8SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,810

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95160-DRMN8TP/K from STMicroelectronics is a 16-Kbit serial SPI EEPROM with 2 Kbytes memory organized in 64 pages of 32 bytes, rated for operation up to 105 °C and supply voltage range 1.7–5.5 V, featuring embedded ECC logic, programmable block write protection (1/4, 1/2, or full memory), and a lockable 32-byte Identification page used for device ID storage and application-critical parameter retention in automotive body control modules.

For engineers reviewing the M95160-DRMN8TP/K datasheet, M95160-DRMN8TP/K pinout, M95160-DRMN8TP/K application, or M95160-DRMN8TP/K equivalent, key selection considerations include its AEC-Q100 Grade 2 qualification, 20 MHz max clock at VCC ≥ 4.5 V, 4 million write cycles at 25 °C, 50-year data retention at 105 °C, and support for SPI modes CPOL=0/CPHA=0 and CPOL=1/CPHA=1.

Technical Context

The M95160-DRMN8TP/K implements a true EEPROM array with byte-alterable 2048 × 8-bit organization and integrated single-bit Error Correction Code (ECC x 1) for enhanced data integrity. Its SPI interface supports two standard modes-CPOL=0/CPHA=0 and CPOL=1/CPHA=1-with input data latched on the rising edge of Serial Clock (C) and output data valid after the falling edge.

Write protection is controlled via non-volatile BP1/BP0 bits in the Status Register and hardware Write Protect (W) pin interaction with SRWD bit, enabling configurable lock states for memory blocks or the entire array including the Identification page. The HOLD pin allows pausing ongoing SPI transfers without resetting the command sequence, maintaining synchronization during multi-master bus arbitration.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	16 Kbit (2048 × 8 bits), organized as 64 pages × 32 bytes - enables efficient firmware parameter storage with page-level write granularity.
Operating temperature	−40 °C to +105 °C - qualified to AEC-Q100 Grade 2 for under-hood automotive applications.
Supply voltage	1.7 V to 5.5 V - supports wide-input industrial and automotive power rails without external regulation.
Max SPI clock	20 MHz at VCC ≥ 4.5 V; 10 MHz at VCC ≥ 2.5 V; 5 MHz at VCC ≥ 1.7 V - scales performance with available rail voltage.
Write endurance	4 million cycles at 25 °C; 1.2 million at 85 °C; 900 k at 105 °C - ensures long-term reliability in high-cycle logging use cases.
Data retention	>50 years at 105 °C; 200 years at 55 °C - guarantees persistent storage of calibration data across vehicle lifetime.
ESD rating	4000 V HBM - provides robust handling margin during PCB assembly and field service.

Pinout & Package

Package: DFN8 (WFDFPN8), 2 mm × 3 mm, 0.5 mm pitch, RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
S	Chip Select	Active-low enable signal; falling edge initiates command decoding and must remain low throughout instruction execution.
C	Serial Clock	Input timing reference; rising edge latches input data (D), falling edge outputs valid data (Q).
D	Serial Data Input	Input for instructions, addresses, and write data; MSB-first, synchronized to C rising edge.
Q	Serial Data Output	Output for read data and status bits; MSB-first, valid after C falling edge; high-Z when S is high or HOLD active.
W	Write Protect	Hardware pin controlling Status Register writability when SRWD = 1; low disables WRSR, freezing BP1/BP0 settings.
HOLD	Hold Control	Active-low pause signal; suspends SPI communication without deselecting device or losing clock phase alignment.
VSS	Ground	Reference node for all digital and analog signals; must be low-impedance connection to system ground plane.
VCC	Supply Voltage	Power input; supports 1.7–5.5 V operation with internal voltage regulation for stable core logic and memory programming.

Key Features

Feature	Design Value
Embedded ECC x 1	Corrects single-bit errors in real time during read operations, improving functional safety compliance in ASIL-B systems.
Lockable Identification Page	32-byte dedicated area storing ST device ID and user parameters; permanently locked to read-only via LID instruction to prevent tampering.
Configurable Block Protection	BP1/BP0 bits define write-protected regions (none, upper quarter, upper half, or full memory + ID page) for secure firmware update partitioning.
Schmitt trigger inputs	All digital inputs (S, C, D, HOLD, W) include hysteresis, rejecting noise spikes up to 30% VCC and enabling reliable operation in electrically noisy engine bays.
Short write cycle time	≤4 ms for both byte and page writes - minimizes bus occupancy and improves responsiveness in time-critical configuration updates.

Applications

Automotive Body Control Unit

Industrial PLC Configuration Storage

Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in a vehicle's BCM.

IC Role / Device Role / Timing Role: Nonvolatile parameter retention IC interfacing via SPI with MCU during power-up and runtime reconfiguration.

Use Value: Enables personalized user settings persistence across ignition cycles with guaranteed 50-year retention at 105 °C under hood.

Use Scenario: Holding I/O mapping tables, calibration coefficients, and firmware revision metadata in modular PLC backplanes.

IC Role / Device Role / Timing Role: SPI-configurable EEPROM providing deterministic 4 ms page writes and ECC-protected reads for field-upgradeable logic configurations.

Use Value: Eliminates need for external backup batteries while supporting >1 million write cycles over 15+ years of factory automation deployment.

Medical Infusion Pump Calibration

Smart Energy Meter Firmware Parameters

Use Scenario: Securing drug delivery rate limits, dose history logs, and sensor calibration offsets in Class II medical devices.

IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory with lockable ID page storing manufacturer calibration signatures and regulatory traceability codes.

Use Value: Meets IEC 62304 software lifecycle requirements via hardware-enforced write-locking and 4000 V HBM ESD robustness during service.

Use Scenario: Retaining tariff schedules, metering constants, and cryptographic keys in ANSI C12.22-compliant smart meters deployed in outdoor substations.

IC Role / Device Role / Timing Role: High-temp EEPROM operating continuously at 85–105 °C ambient, interfaced to metrology SoC via isolated SPI bus.

Use Value: Delivers 1.2 million write cycles at 85 °C and >50-year data retention - ensuring 20+ year field life without parameter corruption.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25160B-SSHL-T	16 Kbit SPI EEPROM; 5.5 V max VCC; no AEC-Q100 qualification; 1 million write cycles at 85 °C; no embedded ECC.	Lacks automotive qualification and ECC - suitable for commercial-grade consumer electronics only.	Select only if AEC-Q100 Grade 2 and ECC are not required; verify hold timing compatibility with host MCU.
BR24G16NUX-5TR	16 Kbit I²C EEPROM; 1.7–5.5 V; AEC-Q100 Grade 2; 1 million write cycles at 105 °C; no identification page or HOLD pin.	I²C interface requires different MCU peripheral and pull-up design; lacks SPI HOLD functionality for bus arbitration.	Choose only when I²C bus topology is fixed; confirm system-level timing budget accommodates slower I²C vs. 20 MHz SPI.

Compared with AT25160B-SSHL-T and BR24G16NUX-5TR, the M95160-DRMN8TP/K uniquely combines AEC-Q100 Grade 2, embedded ECC, lockable ID page, and HOLD pin support - making it the only option qualified for safety-critical automotive SPI subsystems requiring deterministic pause capability and long-term data integrity.

Availability

M95160-DRMN8TP/K is available at Aetrix Electronics and suitable for automotive body control units, industrial PLC configuration storage, medical infusion pump calibration, and smart energy meter firmware parameter retention requiring stable component supply across extended temperature and voltage ranges.

Supply support for M95160-DRMN8TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.

The M95160-DRE series belongs to ST's automotive-qualified serial EEPROM product line, engineered specifically for mission-critical nonvolatile storage in harsh environments where extended temperature operation, high write endurance, and data integrity are mandatory.

FAQ

What is the function of the HOLD pin on M95160-DRMN8TP/K?

The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting the clock phase. When driven low while Serial Clock (C) is low, it places Q in high-impedance and ignores D and C transitions until HOLD returns high. This enables multi-master bus arbitration and prevents command interruption during critical MCU tasks.

How does the Identification Page differ from main memory?

The Identification Page is a dedicated 32-byte region separate from the main 2 Kbyte array. It contains three factory-programmed ST device ID bytes followed by 29 user-writable bytes. Unlike main memory, this page can be permanently locked to read-only via the LID instruction, preventing overwrite of calibration or security-critical data.

Can M95160-DRMN8TP/K operate reliably at 105 °C continuously?

Yes - it is fully specified for continuous operation from −40 °C to +105 °C and qualified to AEC-Q100 Grade 2. At 105 °C, it guarantees 900,000 write cycles and >50 years of data retention, validated per JEDEC JESD22-A108F and JESD22-A117 standards using accelerated life testing.

What SPI modes does M95160-DRMN8TP/K support?

It supports two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1. In both, input data is sampled on the rising edge of C and output data is valid after the falling edge. The difference lies in idle clock polarity: C remains low in mode 0,0 and high in mode 1,1 - matching common MCU SPI peripheral configurations.

M95160-DRMN8TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 16Kbit

Memory Organization:: 2K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SO

M95160-DRMN8TP/K FAQ

1.How can I place an order for M95160-DRMN8TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95160-DRMN8TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95160-DRMN8TP/K reliable?

The price and inventory of M95160-DRMN8TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95160-DRMN8TP/K is usually 5 days.

3.What payment methods are accepted for M95160-DRMN8TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95160-DRMN8TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95160-DRMN8TP/K?

M95160-DRMN8TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95160-DRMN8TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95160-DRMN8TP/K?

For technical support, including M95160-DRMN8TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95160-DRMN8TP/K requirements.

6.How does Aetrix verify that M95160-DRMN8TP/K is sourced from the original manufacturer or authorized distributors?

All M95160-DRMN8TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95160-DRMN8TP/K meets industry standards.

7.What is the process for return or replacement of M95160-DRMN8TP/K?

All M95160-DRMN8TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95160-DRMN8TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95160-DRMN8TP/K part is unused and in its original packaging.

Return procedure for M95160-DRMN8TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…