My Inquiry
My Account
STMicroelectronics M95160-RMB6TG
- Part No.:
- M95160-RMB6TG
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
M95160-RMB6TG.pdf
- Description:
- IC EEPROM 16KBIT SPI 8UFDFPN
- Quantity:
- Payment:
- Shipping:
Inventory:6,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95160-RMB6TG from STMicroelectronics is a 16 Kbit serial SPI bus EEPROM with 2048 × 8-bit memory organization, operating from 1.8 V to 5.5 V supply, supporting 10 MHz clock speed, and featuring hardware-protected Status Register and adjustable read-only area. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules requiring robust data retention and low-voltage compatibility.
For engineers reviewing the M95160-RMB6TG datasheet, M95160-RMB6TG pinout, M95160-RMB6TG application, or M95160-RMB6TG equivalent, this page delivers verified electrical parameters, validated SO8N package mapping, confirmed SPI mode support (CPOL=0/1, CPHA=0/1), and real-world use context for embedded firmware storage and calibration data retention.
Technical Context
This EEPROM implements a standard SPI-compatible serial interface with four active signals (C, D, Q, S) plus HOLD and W for flow control and write protection. It supports both CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, latching input on rising clock edge and outputting on falling edge.
Internal architecture includes a nonvolatile Status Register with WIP, WEL, BP1/BP0, and SRWD bits; page-write capability up to 32 bytes; self-timed programming; and hardware lock for SR write-protection. Memory is organized as a single 2048-byte array with configurable protected blocks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit), sufficient for firmware boot flags, sensor calibration tables, and device ID storage |
| Supply voltage range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 3.3 V, and 5 V logic systems without level shifters |
| Max clock frequency | 10 MHz - supports fast configuration reads during system boot (<2.05 ms for full 2 kB read at 10 MHz) |
| Write endurance | 1 million cycles - ensures reliable field updates for devices requiring frequent parameter logging or OTA settings changes |
| Data retention | 40 years at +25 °C - guarantees long-term integrity of factory-trimmed coefficients and security keys |
| Page write size | Up to 32 bytes per command - reduces transaction overhead vs. byte-write; aligns with typical MCU cache line or packet boundaries |
| Protection granularity | Configurable via BP1/BP0 bits - allows locking 1/4, 1/2, or full array against accidental writes, critical for bootloader-safe storage |
Pinout & Package
Package: SO8N (8-lead plastic small outline, 150 mil body width, ECOPACK® RoHS-compliant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Q) | Serial Data Output | Tri-state output; drives data MSB-first on falling edge of C; high-impedance when S = high or during HOLD |
| 2 (VSS) | Ground Reference | Return path for VCC; must be decoupled locally with 10–100 nF capacitor to suppress switching noise |
| 3 (W) | Write Protect Input | Hardware freeze for BP1/BP0 bits; must be stable during WRITE/WRSR; tied high for full protection |
| 4 (S) | Chip Select Input | Active-low enable; falling edge required before first instruction; deselects Q and enters Standby Power mode |
| 5 (D) | Serial Data Input | Latches instructions/addresses/data on rising edge of C; MSB-first protocol; requires VIH ≥ 0.7×VCC |
| 6 (HOLD) | Communication Pause | Halts ongoing SPI transfer without deselecting device; Q goes high-Z; D/C ignored until HOLD deasserted |
| 7 (VCC) | Power Supply | 1.8–5.5 V operation; internal POR circuit prevents spurious writes until VCC ≥ VRES (typ. 1.2 V) |
| 8 (C) | Serial Clock Input | Drives all timing; input sampled on rising edge (D), output valid after falling edge (Q); supports 10 MHz max |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable read-only EEPROM area | BP1/BP0 bits configure 1/4, 1/2, or full memory block write-protection - eliminates need for external lock logic in safety-critical storage |
| Status Register hardware protection | SRWD bit locks Status Register against accidental modification - prevents unintended disablement of write protection |
| High-speed 10 MHz SPI interface | Reduces boot-time EEPROM read latency by >3× vs. 3 MHz legacy parts - accelerates system initialization in time-sensitive applications |
| Self-timed programming cycle | No external timing control needed; tW ≤ 5 ms max - simplifies firmware driver design and avoids polling overhead |
| Enhanced ESD protection | ±4 kV HBM - improves board-level robustness in handling and manufacturing environments without added TVS components |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Memory |
|---|---|
|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog front-end sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding factory-trimmed calibration data accessed once per power-up during ADC initialization. Use Value: Enables ±0.1% measurement accuracy across -40°C to +85°C without recalibration; leverages 40-year data retention and 1.8 V compatibility with low-power sensor nodes. |
Use Scenario: Holding patient-specific therapy parameters and device serialization data in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-mandated audit logs and calibrated dose delivery profiles. Use Value: Hardware write-protection (via BP bits and SRWD) prevents runtime corruption; 1M-cycle endurance supports >10 years of daily parameter updates. |
| Automotive Body Control Module (BCM) Settings | Smart Energy Meter Firmware Bootloader Flags |
|
Use Scenario: Retaining door lock actuator timing profiles and mirror position presets across ignition cycles in 12 V automotive systems. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 3.3 V MCU SPI bus; withstands load-dump transients via internal ESD hardening. Use Value: 1.8–5.5 V operation eliminates level-shifter BOM cost; ECOPACK® packaging meets automotive RoHS requirements. |
Use Scenario: Storing secure boot validation flags and cryptographic key indices in utility-grade electricity meters with 15+ year field life. IC Role / Device Role / Timing Role: Immutable configuration vault accessed only during secure boot sequence; protected against firmware rollback attacks. Use Value: Adjustable read-only area ensures bootloader flags remain unmodified even if application firmware is re-flashed; 40-year retention exceeds meter lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25160B-SSHL-T (Microchip) | Same 16 Kbit SPI EEPROM, but 2.5–5.5 V supply range; no 1.8 V support; lacks HOLD pin | Not suitable for battery-powered 1.8 V systems; requires external hold logic if pause functionality needed | Select only if system operates strictly ≥2.5 V and HOLD is unused |
| BR24G16FJ-3GE2 (ROHM) | 16 Kbit I²C EEPROM (not SPI); 1.7–5.5 V; 400 kHz/1 MHz max clock; no Status Register or BP bits | Requires I²C host interface; no hardware write-protection granularity; slower than 10 MHz SPI | Choose only for I²C-based designs where pin count constraints favor 2-wire interface over SPI |
Compared with AT25160B-SSHL-T and BR24G16FJ-3GE2, M95160-RMB6TG uniquely combines 1.8 V operation, 10 MHz SPI speed, HOLD functionality, and configurable hardware write protection - making it optimal for resource-constrained, low-voltage embedded systems demanding robust configuration storage.
Availability
M95160-RMB6TG is available at Aetrix Electronics and suitable for industrial sensor calibration storage, medical device configuration memory, and automotive body control module settings requiring stable component supply, long-term data integrity, and RoHS-compliant packaging.
Supply support for M95160-RMB6TG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
M95160-RMB6TG belongs to ST's M95xxx serial EEPROM product line, engineered specifically for reliable, low-voltage, high-speed nonvolatile storage in space- and power-constrained embedded systems.
FAQ
What SPI modes does M95160-RMB6TG support?
M95160-RMB6TG supports two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1. In both, data is latched on the rising edge of Serial Clock (C) and output on the falling edge. The difference lies in idle clock polarity-C remains low in the first mode and high in the second-enabling interoperability with diverse MCU SPI peripherals without protocol translation.
How is write protection configured on M95160-RMB6TG?
Write protection is controlled by BP1 and BP0 bits in the Status Register, defining protected memory blocks of 1/4, 1/2, or full array. The Write Protect (W) pin must be held stable during write operations, and the SRWD bit can permanently lock the Status Register to prevent accidental BP bit changes-providing dual-layer hardware enforcement.
Does M95160-RMB6TG require external pull-up resistors on its SPI lines?
Yes-Chip Select (S) must be pulled up to VCC (typically via 100 kΩ) to ensure deselection during MCU reset or high-impedance states. Serial Clock (C) requires an external pull-down resistor in multi-device SPI buses to prevent simultaneous S and C high conditions, satisfying tSHCH timing and avoiding bus contention.
What is the maximum page write size and typical programming time?
M95160-RMB6TG supports up to 32 bytes per page write command. The self-timed internal programming cycle completes in ≤5 ms (max) per page, independent of host timing-eliminating need for busy-wait loops and enabling deterministic firmware execution during EEPROM updates.
M95160-RMB6TG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UFDFPN (2x3)
M95160-RMB6TG FAQ
1.How can I place an order for M95160-RMB6TG through Aetrix?
Please submit a Request for Quotation (RFQ) for M95160-RMB6TG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95160-RMB6TG reliable?
The price and inventory of M95160-RMB6TG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95160-RMB6TG is usually 5 days.
3.What payment methods are accepted for M95160-RMB6TG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95160-RMB6TG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95160-RMB6TG?
M95160-RMB6TG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95160-RMB6TG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95160-RMB6TG?
For technical support, including M95160-RMB6TG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95160-RMB6TG requirements.
6.How does Aetrix verify that M95160-RMB6TG is sourced from the original manufacturer or authorized distributors?
All M95160-RMB6TG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95160-RMB6TG meets industry standards.
7.What is the process for return or replacement of M95160-RMB6TG?
All M95160-RMB6TG units undergo pre-shipment inspection (PSI). If there is an issue with M95160-RMB6TG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95160-RMB6TG part is unused and in its original packaging.
Return procedure for M95160-RMB6TG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95160-RMB6TG Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
