Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95160-WMN6P

Name: M95160-WMN6P
Brand: STMicroelectronics
SKU: M95160-WMN6P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95160-WMN6P

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M95160-WMN6P.pdf

Description:: IC EEPROM 16KBIT SPI 10MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,448

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95160-WMN6P from STMicroelectronics is a 16-Kbit serial SPI bus EEPROM organized as 2048 × 8 bits, operating from 2.5 V to 5.5 V supply and rated for -40°C to +85°C ambient. It supports 20 MHz clock speed, 32-byte page writes completing in ≤5 ms, and offers quarter/half/whole array write protection via status register BP1/BP0 bits. It is used in industrial control modules for storing calibration data and configuration parameters.

For engineers reviewing the M95160-WMN6P datasheet, M95160-WMN6P pinout, M95160-WMN6P application, or M95160-WMN6P equivalent, key selection criteria include SPI mode compatibility (CPOL=0/CPHA=0 or CPOL=1/CPHA=1), V_CC range tolerance, page write timing, write cycle endurance (>4 million), and identification page lockability for secure parameter storage.

Technical Context

This EEPROM implements a standard SPI interface with four active control signals: Chip Select (S), Serial Clock (C), Serial Data Input (D), and Serial Data Output (Q). It uses a status register with WIP, WEL, BP1/BP0, and SRWD bits to manage write enable state, protection granularity, and write-protect lock status.

Internal architecture includes an address register and counter, I/O shift register, page decoder, and dedicated identification page (32 bytes) accessible only in M95160-D variants. The device supports Hold functionality to suspend ongoing transfers without deselecting, and operates in Active Power or Standby Power modes based on S signal state.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	16 Kbit (2048 × 8 bits) - provides sufficient nonvolatile storage for firmware configuration, sensor calibration tables, and device identity data in space-constrained embedded systems.
Interface	SPI bus (CPOL=0/CPHA=0 or CPOL=1/CPHA=1) - ensures interoperability with most microcontrollers' hardware SPI peripherals without bit-banging overhead.
Max clock frequency	20 MHz - enables fast read/write throughput (up to 2.5 MB/s theoretical burst rate), reducing boot-time or update latency in real-time applications.
Write time	≤5 ms per byte or per 32-byte page - guarantees deterministic write completion for time-critical logging or parameter updates without blocking system execution.
Endurance	>4 million write cycles - supports frequent field updates (e.g., energy meter kWh counters, industrial loggers) over multi-year product lifetimes.
Data retention	>200 years at 25°C - ensures long-term reliability of stored settings even in unpowered storage or infrequently powered devices.
Supply voltage	2.5 V to 5.5 V - accommodates wide-range power domains including 3.3 V logic rails and legacy 5 V systems without level-shifting.
Operating temperature	-40°C to +85°C - qualified for industrial and automotive under-hood environments where thermal stability is critical.

Pinout & Package

Package: SO8N (ECOPACK2®), 150 mil width, 8-lead plastic small outline. Pin-1 marked by notch or dot; pin numbering follows standard counter-clockwise convention from top view.

Pin/Terminal	Circuit Role	Design Meaning
1 (S)	Chip Select	Active-low enable: drives device into Active Power mode when low; places Q output in high-impedance state when high.
2 (W)	Write Protect	Hardware-level lock: freezes BP1/BP0-defined protection area size during write operations; must be stable during instruction execution.
3 (VSS)	Ground	Signal and supply reference plane; requires low-impedance connection to minimize noise coupling into SPI timing paths.
4 (D)	Serial Data Input	Input for instructions, addresses, and write data; sampled on rising edge of C; must meet VIH/VIL thresholds per DC specs.
5 (Q)	Serial Data Output	Output for read data and status register contents; driven on falling edge of C; high-impedance when S is high or HOLD is asserted.
6 (C)	Serial Clock	Master-generated timing signal; rising edge latches input, falling edge releases output; polarity configurable per SPI mode.
7 (HOLD)	Hold	Pauses ongoing SPI transfer without deselecting device; Q goes high-Z, D/C become don't-care; resumes on HOLD high.
8 (VCC)	Supply Voltage	Power rail for core logic and memory array; requires local 100 nF decoupling near pin to suppress switching noise and ensure t_PU compliance.

Key Features

Feature	Design Value
Identification Page	32-byte dedicated memory region for storing sensitive parameters (e.g., calibration coefficients, MAC addresses); can be permanently locked in read-only mode via Lock ID command.
Flexible write protection	Quarter/half/whole memory array lockable via BP1/BP0 bits in status register - enables selective firmware update zones while protecting critical boot configuration.
Enhanced ESD protection	±4 kV HBM rating - improves robustness against handling and board-level electrostatic discharge in manufacturing and field service environments.
Low-power standby mode	Typical 1 µA current draw at V_CC = 5.5 V and T_A = 25°C - reduces system-level quiescent power in battery-backed or energy-harvesting applications.
ECOPACK2® packaging	RoHS-compliant, halogen-free SO8N package with optimized thermal and mechanical reliability - meets industrial environmental compliance requirements without derating.

Applications

Industrial PLC Configuration Storage

Smart Meter Calibration Data Retention

Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation cabinets.

IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during cold start and runtime reconfiguration; SPI interface synchronized to controller's peripheral clock.

Use Value: Enables field-upgradable logic behavior without firmware reflashing; 200-year data retention prevents parameter loss across decades of operation.

Use Scenario: Holding metrology calibration constants, tariff tables, and tamper-event logs in ANSI C12.20-compliant electricity meters.

IC Role / Device Role / Timing Role: Secure parameter vault with identification page lock; write-protected sectors prevent unauthorized modification of revenue-grade measurement data.

Use Value: Meets ANSI/IEC security requirements for parameter integrity; >4M write cycles support daily billing log updates over 10+ year service life.

Automotive Body Control Module Settings

Medical Device Usage History Logging

Use Scenario: Recording seat position presets, mirror angles, and lighting profiles in vehicle body control units operating across extended temperature ranges.

IC Role / Device Role / Timing Role: SPI-connected persistent memory interfaced directly to 32-bit MCU; withstands repeated ignition cycling and thermal shock.

Use Value: -40°C to +85°C rating ensures reliable operation in engine bay proximity; 2.5–5.5 V supply range matches automotive battery transients.

Use Scenario: Capturing usage timestamps, sterilization cycles, and error codes in FDA Class II diagnostic equipment requiring audit-trail compliance.

IC Role / Device Role / Timing Role: Tamper-evident event logger with write-locked identification page holding device serial number and calibration date.

Use Value: Identification page lock prevents post-manufacture alteration of traceability data; >200-year retention satisfies medical device record-keeping mandates.

Equivalent & Alternatives

The following parts are listed as comparable options for similar SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25160B-SSHL-T (Microchip)	Same 16 Kbit SPI EEPROM, but supports 1.8–5.5 V supply and 20 MHz max clock; lacks identification page and ECOPACK2® certification.	Broader V_CC range suits mixed-voltage designs; no ID page lock limits secure parameter use cases.	Select when wider supply tolerance is required and secure ID storage is unnecessary.
BR24G16FJ-3GE2 (ROHM)	16 Kbit SPI EEPROM with 1.7–5.5 V operation, 10 MHz max clock, and built-in write protect pin; no identification page or hold function.	Lower clock speed limits throughput in high-bandwidth logging; missing HOLD reduces SPI bus arbitration flexibility.	Choose for cost-sensitive consumer applications where 10 MHz timing suffices and bus suspension is not needed.

Compared with AT25160B-SSHL-T and BR24G16FJ-3GE2, M95160-WMN6P uniquely combines industrial-grade temperature range, identification page lockability, and ECOPACK2® compliance-making it optimal for safety-critical or regulatory-audited systems requiring long-term parameter integrity.

Availability

M95160-WMN6P is available at Aetrix Electronics and suitable for industrial PLCs, smart meters, automotive body control modules, and medical diagnostic devices requiring stable component supply across extended lifecycle commitments.

Supply support for M95160-WMN6P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in microcontrollers, power management, sensors, and nonvolatile memory solutions for industrial, automotive, and consumer markets.

M95160-WMN6P belongs to ST's serial EEPROM product line, designed specifically for robust, low-power, SPI-based configuration and calibration storage in harsh-environment embedded systems.

FAQ

What SPI modes does M95160-WMN6P support?

M95160-WMN6P supports two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1. In both, data is latched on the rising edge of C and output on the falling edge. The difference lies in idle clock polarity-C remains low in the first mode and high in the second-ensuring compatibility with common MCU SPI peripherals without software reconfiguration.

How is write protection configured on M95160-WMN6P?

Write protection is controlled by BP1 and BP0 bits in the status register, defining quarter, half, or full memory array lock. The W pin provides hardware-level freeze of the protection area size during write operations. Protection is enabled by writing to the status register using WRSR instruction, and BP bits persist through power cycles.

Does M95160-WMN6P include a unique identification page?

Yes-M95160-WMN6P includes a dedicated 32-byte identification page accessible via READ/WRITE ID instructions. This page can store device-specific data such as calibration coefficients or serial numbers and may be permanently locked in read-only mode using the Lock ID command, preventing further writes.

What is the maximum write endurance and data retention specification?

M95160-WMN6P guarantees more than 4 million write/erase cycles and greater than 200 years of data retention at 25°C. These values are validated per JEDEC standards and reflect actual measured performance-not typical or minimum estimates-ensuring long-term reliability in high-update-rate applications like energy metering or industrial logging.

M95160-WMN6P Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 16Kbit

Memory Organization:: 2K x 8

Memory Interface:: SPI

Clock Frequency:: 10 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M95160-WMN6P FAQ

1.How can I place an order for M95160-WMN6P through Aetrix?

Please submit a Request for Quotation (RFQ) for M95160-WMN6P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95160-WMN6P reliable?

The price and inventory of M95160-WMN6P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95160-WMN6P is usually 5 days.

3.What payment methods are accepted for M95160-WMN6P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95160-WMN6P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95160-WMN6P?

M95160-WMN6P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95160-WMN6P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95160-WMN6P?

For technical support, including M95160-WMN6P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95160-WMN6P requirements.

6.How does Aetrix verify that M95160-WMN6P is sourced from the original manufacturer or authorized distributors?

All M95160-WMN6P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95160-WMN6P meets industry standards.

7.What is the process for return or replacement of M95160-WMN6P?

All M95160-WMN6P units undergo pre-shipment inspection (PSI). If there is an issue with M95160-WMN6P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95160-WMN6P part is unused and in its original packaging.

Return procedure for M95160-WMN6P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…