STMicroelectronics M95256-DFCS6TP/K
- Part No.:
- M95256-DFCS6TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-UFBGA, WLCSP
- Datasheet:
-
M95256-DFCS6TP/K.pdf
- Description:
- IC EEPROM 256KBIT SPI 8WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:5,732
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95256-DFCS6TP/K from STMicroelectronics is a 256-Kbit serial SPI bus EEPROM organized as 32,768 × 8 bits, operating from 1.7 V to 5.5 V over –40 °C to +85 °C. It features a 64-byte page size, 5 ms byte/page write time, hardware- and software-based write protection (quarter/half/whole array), and an additional 64-byte lockable Identification page for secure parameter storage - used in industrial control modules requiring tamper-resistant calibration data.
For engineers reviewing the M95256-DFCS6TP/K datasheet, M95256-DFCS6TP/K pinout, M95256-DFCS6TP/K application, or M95256-DFCS6TP/K equivalent, key selection criteria include supply voltage range (1.7–5.5 V), SPI mode compatibility (CPOL/CPHA = 0/0 or 1/1), Identification page lock capability, WLCSP8 footprint constraints, and 4M write cycle endurance with 200-year data retention.
Technical Context
The device implements a full SPI interface with dedicated HOLD and WRITE PROTECT inputs enabling real-time communication suspension and hierarchical memory locking. Its status register (SRWD, BP1/BP0, WEL, WIP) supports both volatile and non-volatile configuration of protection granularity and write enable state.
It integrates on-chip high-voltage generation for EEPROM programming, ECC logic for data integrity, and a POR circuit ensuring reliable power-up behavior. The Identification page (64 bytes at fixed address) is accessible only via RDID/WRID/LID instructions - exclusive to the -DF variant - and can be permanently locked to read-only mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory density | 256 Kbit (32 Kbytes), organized as 32768 × 8 bits - directly maps to firmware parameter tables or sensor calibration banks. |
| Supply voltage range | 1.7 V to 5.5 V - enables direct interfacing with 1.8 V microcontrollers and legacy 3.3/5 V systems without level shifters. |
| SPI clock frequency | Up to 20 MHz - supports high-throughput configuration loading in boot-time-critical embedded applications. |
| Write time | ≤5 ms per byte or per 64-byte page - ensures sub-10 ms non-blocking writes during runtime parameter updates. |
| Data retention | 200 years at 25 °C - guarantees long-term validity of stored calibration, serial numbers, or security keys across product lifecycle. |
| Endurance | 4 million write cycles - supports frequent field-updatable settings in programmable logic controllers or IoT edge nodes. |
| Operating temperature | –40 °C to +85 °C - qualified for deployment in industrial automation cabinets and outdoor metering enclosures. |
Pinout & Package
Package: WLSCP8 (1.289 × 1.376 mm), ECOPACK2-compliant wafer-level chip-scale package with bottom-side solder bumps - optimized for space-constrained portable and wearable electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| HOLD | Communication suspend control | Pauses ongoing SPI transfer without deselecting device; requires S low and C low to activate - enables deterministic timing in multi-master or interrupt-driven systems. |
| S (Chip Select) | Device enable input | Active-low selection signal; edge-sensitive at power-up - prevents spurious commands during voltage ramp-up. |
| C (Serial Clock) | SPI timing reference | Drives data sampling (rising edge) and output change (falling edge); supports CPOL/CPHA = 0/0 or 1/1 modes - compatible with most MCU SPI peripherals. |
| D (Data In) | Serial instruction/address/data input | Latches command opcodes, addresses, and write data on rising C edge - supports standard SPI instruction set including RDID/WRID for Identification page access. |
| Q (Data Out) | Serial data output | Drives read data and status register contents on falling C edge - high-impedance when S high or HOLD active. |
| W (Write Protect) | Hardware lock control | When asserted low with SRWD = 1, disables Status register writes - enforces permanent protection of BP1/BP0 and SRWD bits after initial configuration. |
| VCC | Power supply | 1.7–5.5 V single supply; internal POR circuit ensures safe initialization before first instruction - eliminates need for external reset supervisor. |
| VSS | Ground reference | Common return path for all signals and internal charge pump - must be low-inductance connection to maintain write reliability. |
Key Features
| Feature | Design Value |
|---|---|
| Identification page (64 bytes) | Separate, lockable memory region for storing cryptographic keys or device-specific calibration data - accessible only via dedicated RDID/WRID/LID instructions and permanently read-only after LID execution. |
| Multi-level write protection | Configurable via BP1/BP0 bits (none/quarter/half/whole array) and hardware W pin - enables layered security: e.g., lock bootloader config while allowing runtime log updates. |
| High-speed 20 MHz SPI interface | Reduces configuration load time by >3× vs. 5 MHz EEPROMs - critical for fast-boot medical devices or automotive body controllers. |
| ECOPACK2 packaging | WLSCP8 footprint (1.289 × 1.376 mm) with Pb-free bump finish - meets RoHS/REACH and supports fine-pitch automated assembly in miniaturized PCBs. |
| Enhanced ESD robustness | ≥4 kV HBM - improves manufacturing yield and field reliability in handling-intensive consumer and industrial assembly lines. |
Applications
| Industrial PLC I/O Modules | Medical Infusion Pump Calibration |
|---|---|
|
Use Scenario: Storing channel-specific gain/offset coefficients and firmware revision metadata across multiple production batches. IC Role / Device Role / Timing Role: Non-volatile configuration store accessed during power-on self-test and runtime diagnostics. Use Value: Enables field-replaceable I/O cards to retain calibrated performance without host reprogramming - reduces service downtime by 70%. |
Use Scenario: Securing drug delivery algorithm parameters and operator audit logs against unauthorized modification. IC Role / Device Role / Timing Role: Tamper-evident parameter vault with hardware-locked Identification page for regulatory compliance (IEC 62304). Use Value: Prevents accidental or malicious overwrite of safety-critical dosing limits - satisfies FDA Class II software validation requirements. |
| Smart Energy Meter Firmware Storage | Automotive Body Control Module (BCM) |
|
Use Scenario: Holding tariff schedules, meter serial number, and cryptographic keys for DLMS/COSEM protocol authentication. IC Role / Device Role / Timing Role: Secure, low-power EEPROM interfaced to 32-bit ARM Cortex-M MCU via SPI during meter boot and firmware update. Use Value: Supports AES-128 key storage with 200-year retention - eliminates need for battery-backed SRAM and reduces BOM cost by $0.32/unit. |
Use Scenario: Storing seat position memory, mirror angle presets, and lighting configuration profiles across vehicle lifetime. IC Role / Device Role / Timing Role: Persistent user preference storage accessed during ignition-on sequence and CAN message processing. Use Value: Withstands 10,000+ power cycles and –40 °C cold cranking - ensures zero loss of driver preferences after battery disconnect. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25SF041-SSHD-B | 4 Mbit SPI Flash (not EEPROM); no built-in Identification page; requires external erase before write. | Lacks hardware write protect granularity and lockable ID page - unsuitable for secure parameter storage. | Select only if higher density and code storage (not data logging) is primary requirement. |
| M95256-WDW6TP | Same die, SO8N package; 2.5–5.5 V supply; no Identification page support. | Missing RDID/WRID/LID instructions - cannot store or lock sensitive calibration data. | Choose for cost-sensitive industrial controls where ID page functionality is unnecessary. |
Compared with AT25SF041-SSHD-B and M95256-WDW6TP, the M95256-DFCS6TP/K uniquely combines ultra-compact WLSCP8 packaging, 1.7 V operation, and a cryptographically isolatable Identification page - making it the only option for space-constrained, low-voltage, safety-certified designs requiring immutable parameter storage.
Availability
M95256-DFCS6TP/K is available at Aetrix Electronics and suitable for industrial PLC I/O modules, medical infusion pump calibration, and smart energy meter firmware storage requiring stable component supply, long-lifecycle assurance, and ECOPACK2-compliant packaging.
Supply support for M95256-DFCS6TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M95256 series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, secure non-volatile storage in space- and voltage-constrained embedded systems - emphasizing write endurance, data retention, and hardware-enforced protection.
FAQ
What is the function of the Identification page in M95256-DFCS6TP/K?
The Identification page is a dedicated 64-byte memory region accessible only via RDID, WRID, and LID instructions. It stores sensitive data such as cryptographic keys or calibration parameters and can be permanently locked to read-only mode using the LID command - a feature exclusive to the -DF variant and not present in -W or -R versions.
How does the HOLD pin behave during an active SPI transaction?
When HOLD is driven low while Chip Select (S) is low and Serial Clock (C) is low, the device suspends communication immediately: Q goes high-impedance, and D/C become don't-care. The internal state (address counter, instruction decode) is preserved - resuming on HOLD high without reinitialization. This enables deterministic pause/resume in real-time systems with tight timing budgets.
Can M95256-DFCS6TP/K operate reliably at 1.7 V supply?
Yes - the -DF suffix denotes guaranteed operation from 1.7 V to 5.5 V across –40 °C to +85 °C. At 1.7 V, write time remains ≤5 ms, and SPI clock supports up to 10 MHz (derated from 20 MHz at ≥2.5 V). All DC/AC parameters in DS4712 Rev 22 are fully characterized down to 1.7 V.
What happens if the Write Protect (W) pin is left floating?
The W pin must be actively driven high or low; floating violates the absolute maximum ratings and may cause unpredictable status register behavior. If W is high, hardware protection is disabled. If W is low and SRWD = 1, the Status register becomes permanently read-only - preventing further changes to BP1/BP0 and SRWD bits until next power cycle.
M95256-DFCS6TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WLCSP
M95256-DFCS6TP/K FAQ
1.How can I place an order for M95256-DFCS6TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M95256-DFCS6TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95256-DFCS6TP/K reliable?
The price and inventory of M95256-DFCS6TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95256-DFCS6TP/K is usually 5 days.
3.What payment methods are accepted for M95256-DFCS6TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95256-DFCS6TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95256-DFCS6TP/K?
M95256-DFCS6TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95256-DFCS6TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95256-DFCS6TP/K?
For technical support, including M95256-DFCS6TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95256-DFCS6TP/K requirements.
6.How does Aetrix verify that M95256-DFCS6TP/K is sourced from the original manufacturer or authorized distributors?
All M95256-DFCS6TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95256-DFCS6TP/K meets industry standards.
7.What is the process for return or replacement of M95256-DFCS6TP/K?
All M95256-DFCS6TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95256-DFCS6TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95256-DFCS6TP/K part is unused and in its original packaging.
Return procedure for M95256-DFCS6TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95256-DFCS6TP/K Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)