STMicroelectronics M95256-DRDW3TP/K
- Part No.:
- M95256-DRDW3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95256-DRDW3TP/K.pdf
- Description:
- IC EEPROM 256KBIT SPI 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:30,735
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95256-DRDW3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 qualified 256-Kbit serial SPI EEPROM designed for automotive powertrain and body control modules. It delivers 32 Kbytes of byte-alterable memory organized in 512 × 64-byte pages, supports up to 20 MHz clock (at VCC ≥ 4.5 V), features embedded ECC logic for enhanced data integrity, and operates across extended temperature ranges up to 145 °C with VCC from 2.5 V to 5.5 V.
For engineers reviewing the M95256-DRDW3TP/K datasheet, M95256-DRDW3TP/K pinout, M95256-DRDW3TP/K application, or M95256-DRDW3TP/K equivalent, key selection criteria include automotive-grade endurance (400 k write cycles at 145 °C), programmable block write protection (1/4, 1/2, or full memory), identification page locking capability, and Schmitt-trigger noise-immune inputs for harsh ECU environments.
Technical Context
This SPI EEPROM implements CPOL=0/CPHA=0 and CPOL=1/CPHA=1 compatible protocols with input latching on rising clock edge and output shifting on falling edge. Its internal architecture includes a dedicated high-voltage generator, address/data registers, and status register with WIP/WEL/BP1-BP0/SRWD bits for real-time write state monitoring and non-volatile protection configuration.
The device integrates an Identification Page (64 bytes) that stores ST device ID and supports permanent lock via LID instruction; it also embeds ECC logic per 4-byte group to detect and correct single-bit errors during read operations, significantly improving reliability in safety-critical automotive firmware storage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 256 Kbit (32 Kbyte), organized as 512 pages × 64 bytes - enables efficient firmware parameter partitioning and over-the-air update staging. |
| Max clock frequency | 20 MHz at VCC ≥ 4.5 V - supports fast boot-time configuration loading in engine control units. |
| Write endurance | 400 k cycles at 145 °C - ensures reliable calibration data logging over full vehicle lifetime under hood-high-temp conditions. |
| Data retention | 50 years at 125 °C - guarantees long-term storage integrity for safety-critical vehicle configuration data. |
| Operating voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V automotive microcontroller I/O domains without level-shifting. |
| Temperature range | −40 °C to +145 °C - meets AEC-Q100 Grade 0 requirements for under-hood applications including transmission control. |
| ESD rating | 4000 V HBM - provides robustness against assembly and field electrostatic discharge in production and service environments. |
Pinout & Package
TSSOP8 (DW) package: 8-lead thin shrink small outline, 3 mm × 4.4 mm body, 0.65 mm pitch, RoHS-compliant and halogen-free (ECOPACK2®).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip Select | Active-low enable signal; falling edge initiates command decoding and must remain low throughout instruction execution. |
| C | Serial Clock | Synchronizes all SPI transfers; data latched on rising edge, output shifted on falling edge; supports CPOL/CPHA modes 00 and 11. |
| D | Serial Data Input | Accepts instructions, addresses, and write data; MSB-first, latched on rising C edge. |
| Q | Serial Data Output | Outputs read data, status register, or ID bytes; high-impedance when S is high or HOLD is active. |
| W | Write Protect | Hardware-controlled lock for Status Register writes when SRWD = 1; enables dual-layer protection (pin + register). |
| HOLD | Hold Control | Pauses ongoing SPI transfer without deselecting device; requires C low to activate; preserves internal state for resumed communication. |
| VCC | Supply Voltage | 2.5–5.5 V operation; supports wide-range automotive battery and regulator outputs; internal regulation enables stable core voltage. |
| VSS | Ground Reference | Common return for all signals and supply; must be low-impedance connection to minimize noise coupling in noisy vehicle harnesses. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 0 qualification | Validated for continuous operation at 145 °C ambient - certified for powertrain ECU use without derating. |
| Embedded ECC logic | Corrects single-bit errors per 4-byte group - eliminates need for external error-handling firmware in ASIL-B systems. |
| Programmable block protection | BP1/BP0 bits configure 1/4, 1/2, or full memory write lock - enables secure separation of calibration, VIN, and software version data. |
| Lockable Identification Page | 64-byte page stores ST ID and user parameters; LID instruction permanently disables further writes - prevents tampering with critical vehicle identity data. |
| Schmitt-trigger inputs | Input hysteresis on S, C, D, HOLD, W pins - rejects >1.5 Vpp noise on long PCB traces in 12 V automotive harness environments. |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
|
Use Scenario: Storing and updating real-time engine calibration maps, fault codes, and adaptive learning values across thermal cycles. IC Role / Device Role / Timing Role: Non-volatile configuration storage with deterministic 4 ms page write time and 50-year data retention at 125 °C. Use Value: Enables zero-latency reprogramming during vehicle diagnostics and maintains emission compliance over 15-year vehicle life. |
Use Scenario: Securing camera module firmware signatures, sensor fusion coefficients, and radar calibration offsets. IC Role / Device Role / Timing Role: Trusted parameter vault with lockable Identification Page and SRWD-controlled Status Register write protection. Use Value: Prevents unauthorized modification of safety-critical ADAS parameters while supporting OTA updates via authenticated write sequences. |
| Transmission Control Module (TCM) | Body Control Module (BCM) |
|
Use Scenario: Logging gear shift history, clutch wear metrics, and torque converter adaptation data under high-temperature under-hood conditions. IC Role / Device Role / Timing Role: High-endurance EEPROM rated for 400 k write cycles at 145 °C - exceeds TCM thermal stress requirements. Use Value: Eliminates premature memory failure in automatic transmission systems exposed to sustained 130+ °C under-hood temperatures. |
Use Scenario: Storing door lock configurations, lighting profiles, and seat position memories with tamper-resistant access control. IC Role / Device Role / Timing Role: Dual-layer write protection (hardware W pin + SRWD bit) enforces immutable factory settings for regulatory compliance. Use Value: Meets UNECE R100 cybersecurity requirements for vehicle personalization data integrity and anti-theft feature persistence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF041A-MAHN-T | 4 Mbit density, no AEC-Q100 qualification, max 85 °C operation, lacks ECC and identification page | Targeted at industrial control panels, not automotive powertrain or ADAS | Select only for cost-sensitive non-automotive designs where extended temperature and ECC are unnecessary |
| BR25H256FJ-WE2 | AEC-Q100 Grade 1 (−40 °C to +125 °C), 256 Kbit, no identification page, 1 million write cycles at 125 °C | Suitable for body electronics but not under-hood 145 °C applications like turbocharger control | Choose when Grade 0 qualification and 145 °C operation are not required, and ID page locking is not needed |
Compared with AT25DF041A-MAHN-T and BR25H256FJ-WE2, M95256-DRDW3TP/K uniquely combines Grade 0 qualification, 145 °C endurance, ECC, and lockable ID page - making it the only option for ASIL-B-compliant powertrain firmware storage requiring both longevity and security.
Availability
M95256-DRDW3TP/K is available at Aetrix Electronics and suitable for automotive powertrain control, ADAS sensor calibration, transmission management, and body electronics requiring stable component supply across extended temperature and voltage ranges.
Supply support for M95256-DRDW3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with strong vertical integration in process technology and packaging.
M95256-DRDW3TP/K belongs to ST's automotive-grade serial EEPROM product line, engineered specifically for mission-critical non-volatile storage in engine, transmission, and ADAS ECUs where reliability, security, and extended temperature operation are mandatory.
FAQ
What is the maximum operating temperature and corresponding write endurance for M95256-DRDW3TP/K?
The device is rated for continuous operation up to +145 °C ambient temperature and guarantees 400,000 write cycles at that temperature. This endurance is validated per AEC-Q100 Grade 0 test conditions and reflects actual cycling performance measured at junction temperature, not ambient alone. Endurance degrades predictably with temperature: 600 k cycles at 125 °C, 1.2 M at 85 °C, and 4 M at 25 °C.
How does the Identification Page differ from standard memory pages, and how is it secured?
The Identification Page is a dedicated 64-byte area storing ST device ID and user-configurable parameters. Unlike standard pages, it supports the RDID and WRID instructions and can be permanently locked using the LID instruction. Once locked, all subsequent WRID and LID commands are ignored, and the page becomes read-only for the device's lifetime - providing hardware-enforced immutability for vehicle identity data.
Can M95256-DRDW3TP/K operate reliably on a 3.3 V supply in automotive environments with high noise?
Yes - the device operates across 2.5 V to 5.5 V and includes Schmitt-trigger inputs on all control pins (S, C, D, HOLD, W), providing ≥1.5 V hysteresis to reject common-mode noise typical in 12 V vehicle harnesses. At 3.3 V, it supports 10 MHz SPI clocking and maintains full specification compliance for timing, endurance, and data retention across −40 °C to +145 °C.
What protection mechanisms prevent accidental writes to protected memory blocks?
Two independent layers protect memory: (1) non-volatile BP1/BP0 bits in the Status Register define protected block size (1/4, 1/2, or full array); (2) the SRWD bit, when set to 1, ties Status Register writes to the W pin state - if W is low, WRSR is discarded and BP bits cannot be modified. This dual mechanism prevents both software glitches and hardware faults from altering protection settings.
M95256-DRDW3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95256-DRDW3TP/K FAQ
1.How can I place an order for M95256-DRDW3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M95256-DRDW3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95256-DRDW3TP/K reliable?
The price and inventory of M95256-DRDW3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95256-DRDW3TP/K is usually 5 days.
3.What payment methods are accepted for M95256-DRDW3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95256-DRDW3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95256-DRDW3TP/K?
M95256-DRDW3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95256-DRDW3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95256-DRDW3TP/K?
For technical support, including M95256-DRDW3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95256-DRDW3TP/K requirements.
6.How does Aetrix verify that M95256-DRDW3TP/K is sourced from the original manufacturer or authorized distributors?
All M95256-DRDW3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95256-DRDW3TP/K meets industry standards.
7.What is the process for return or replacement of M95256-DRDW3TP/K?
All M95256-DRDW3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95256-DRDW3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95256-DRDW3TP/K part is unused and in its original packaging.
Return procedure for M95256-DRDW3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95256-DRDW3TP/K Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
