Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95256-DRMN3TP/K

Name: M95256-DRMN3TP/K
Brand: STMicroelectronics
SKU: M95256-DRMN3TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95256-DRMN3TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M95256-DRMN3TP/K.pdf

Description:: IC EEPROM 256KBIT SPI 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:19,838

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95256-DRMN3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 qualified 256-Kbit serial SPI EEPROM for automotive applications, featuring 32 Kbyte memory organized in 512 × 64-byte pages, 20 MHz max clock (V_CC ≥ 4.5 V), and extended operation up to 145 °C with V_CC = 2.5–5.5 V. It integrates Schmitt-trigger inputs, embedded ECC logic, and a lockable 64-byte Identification Page for device ID and secure parameter storage.

For engineers reviewing the M95256-DRMN3TP/K datasheet, M95256-DRMN3TP/K pinout, M95256-DRMN3TP/K application, or M95256-DRMN3TP/K equivalent, key selection criteria include automotive temperature compliance (145 °C), SPI interface timing at multiple voltage ranges, block-level write protection (1/4, 1/2, full), byte/page write times ≤4 ms, and identification page programmability with permanent lock capability.

Technical Context

This EEPROM implements a true electrically erasable programmable memory array with dedicated control logic supporting CPOL=0/CPHA=0 and CPOL=1/CPHA=1 SPI modes. Serial data input (D) latches on rising C edge; output (Q) shifts out on falling C edge, MSB-first.

It features dual-layer write protection: non-volatile BP1/BP0 bits configure 1/4, 1/2, or full memory block lock, while SRWD bit + W pin enable hardware-enforced Status Register write disable. The HOLD pin pauses ongoing transfers without resetting internal state, and the Identification Page supports read/write/lock sequences (RDID/WRID/LID) independent of main array access.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	256 Kbit (32 Kbyte), organized as 512 pages × 64 bytes - enables efficient firmware patching and parameter logging with minimal bus overhead.
Max Clock Frequency	20 MHz at V_CC ≥ 4.5 V - supports high-throughput configuration loading in infotainment and ADAS subsystems.
Operating Temperature	Up to 145 °C - certified for under-hood automotive use including engine control units and transmission modules.
Write Endurance	400 k cycles at 145 °C - ensures reliable calibration data storage over full vehicle lifetime in extreme thermal environments.
Data Retention	50 years at 125 °C - guarantees long-term integrity of safety-critical configuration and diagnostic logs.
Write Protection	Configurable via BP1/BP0 bits (1/4, 1/2, or full memory) plus SRWD+W pin lock - prevents accidental overwrite of boot code or regulatory settings.
Identification Page	64-byte dedicated area with RDID/WRID/LID instructions - allows secure storage and permanent locking of unique device identifiers or OEM-specific parameters.

Pinout & Package

Package: SO8 (MN), 150 mil width, RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
1 – S	Chip Select	Active-low enable signal; falling edge initiates command decoding; must remain low across full instruction sequence.
2 – W	Write Protect	Hardware-controlled lock for Status Register when SRWD = 1; drives protection state independently of software commands.
3 – VSS	Ground	Signal and supply reference plane; required for noise immunity and proper Schmitt-trigger threshold operation.
4 – D	Serial Data Input	Latches instruction, address, and write data on rising edge of C; MSB-first, 8-bit aligned framing.
5 – Q	Serial Data Output	Drives read data on falling edge of C; enters high-Z when S is high or HOLD is active.
6 – C	Serial Clock	Synchronizes all I/O; supports both CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes per SPI specification.
7 – HOLD	Hold Control	Pauses ongoing transfer without deselecting device; requires C low to activate/deactivate; preserves internal address counter.
8 – VCC	Supply Voltage	Operates from 2.5 V to 5.5 V; supports wide-range automotive battery systems including cold-crank and load-dump conditions.

Key Features

Feature	Design Value
Embedded ECC Logic	Corrects single-bit errors and detects double-bit errors within each 64-byte page - improves data reliability without external error-handling firmware.
Schmitt Trigger Inputs	Input hysteresis on S, C, D, HOLD, and W pins - rejects EMI and supply noise in harsh automotive electrical environments.
Short Write Cycle Time	≤4 ms for both byte and page writes - minimizes bus occupancy during critical real-time operations like sensor calibration updates.
Extended Voltage Range	V_CC = 2.5–5.5 V at 145 °C - eliminates need for external voltage regulation in high-temp zones such as powertrain ECUs.
Lockable Identification Page	64-byte dedicated space with LID instruction - enables one-time programming of traceable device IDs or cryptographic keys, preventing post-deployment tampering.

Applications

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing and updating engine calibration maps, fault codes, and adaptive learning parameters across thermal cycles.

IC Role / Device Role / Timing Role: Non-volatile configuration storage with guaranteed 145 °C operation and ECC-protected reads during runtime.

Use Value: Enables field-upgradable calibration without requiring reprogramming hardware; 400 k write cycles ensure >15-year durability under repeated update conditions.

Use Scenario: Retaining camera lens alignment offsets, radar fusion coefficients, and sensor fusion history in autonomous driving modules.

IC Role / Device Role / Timing Role: Secure, lockable parameter repository accessed via SPI during boot and periodic recalibration.

Use Value: Identification Page lock prevents unauthorized modification of safety-critical tuning parameters; 20 MHz interface supports fast initialization in time-sensitive ADAS boot sequences.

Electric Power Steering (EPS)

Body Control Module (BCM)

Use Scenario: Logging torque sensor zero-point drift compensation values and motor position calibration data subject to vibration and thermal stress.

IC Role / Device Role / Timing Role: High-reliability EEPROM interfaced directly to EPS MCU via SPI, operating continuously at 125–145 °C ambient.

Use Value: 50-year data retention at 125 °C ensures calibration persistence over full vehicle service life; HOLD pin allows safe interruption during CAN bus arbitration delays.

Use Scenario: Storing user preferences (seat/mirror positions), lighting profiles, and door lock configurations across ignition cycles.

IC Role / Device Role / Timing Role: Low-power SPI EEPROM with standby current <1 μA, activated only during configuration writes or boot-time reads.

Use Value: Block protection (1/4 memory) isolates user settings from firmware updates; 2.5 V minimum V_CC supports operation during battery brownout events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-SSH-T	4 Mbit density, no AEC-Q100 qualification, max 85 °C operation, lacks Identification Page and ECC.	Targeted at industrial/commercial systems without automotive thermal or reliability requirements.	Select only if higher density is needed and AEC-Q100 Grade 0 certification is not required.
BR25H256FJ-WE2	AEC-Q100 Grade 1 (125 °C), 256 Kbit, same SO8 package, but no HOLD pin and no Identification Page.	Suitable for cost-sensitive automotive modules where hold functionality and secure ID storage are unnecessary.	Choose when 125 °C suffices and system design does not require pause-on-demand or locked parameter storage.

Compared with AT25DF041A-SSH-T and BR25H256FJ-WE2, M95256-DRMN3TP/K uniquely delivers AEC-Q100 Grade 0 certification at 145 °C, integrated ECC, and a lockable Identification Page - making it the only option for safety-critical, thermally demanding automotive applications requiring both endurance and secure parameter management.

Availability

M95256-DRMN3TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric power steering systems, and body control modules requiring stable component supply across extended temperature and voltage ranges.

Supply support for M95256-DRMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with broad portfolio coverage and deep automotive qualification expertise.

M95256-DRMN3TP/K belongs to ST's automotive-grade serial EEPROM product line, designed specifically for mission-critical data storage in high-temperature, high-reliability automotive electronic control units.

FAQ

What is the maximum clock frequency supported by M95256-DRMN3TP/K at 3.3 V supply?

At V_CC = 3.3 V, the device supports up to 10 MHz clock frequency, as specified in the datasheet for V_CC ≥ 2.5 V. This ensures compatibility with standard 3.3 V microcontrollers while maintaining robust timing margins under automotive voltage transients.

How does the Identification Page differ from the main memory array?

The Identification Page is a dedicated 64-byte section accessible only via RDID/WRID/LID instructions - separate from main array READ/WRITE commands. Once locked with LID, it becomes permanently read-only, providing tamper-resistant storage for device IDs or security keys not modifiable by standard firmware.

Can M95256-DRMN3TP/K operate reliably during automotive cold-crank conditions?

Yes - its 2.5 V minimum operating voltage and guaranteed functionality down to −40 °C allow stable operation during cold-crank events where battery voltage may dip below 3.0 V, provided system design maintains V_CC ≥ 2.5 V and respects t_PW power-up timing.

What happens to the WEL bit after a successful page write operation?

The WEL (Write Enable Latch) bit resets to 0 automatically upon completion of any write instruction (WRITE, WRSR, WRID, or LID), including the associated internal write cycle time (t_W). A new WREN instruction is required before any subsequent write command can be executed.

M95256-DRMN3TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 256Kbit

Memory Organization:: 32K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M95256-DRMN3TP/K FAQ

1.How can I place an order for M95256-DRMN3TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95256-DRMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95256-DRMN3TP/K reliable?

The price and inventory of M95256-DRMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95256-DRMN3TP/K is usually 5 days.

3.What payment methods are accepted for M95256-DRMN3TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95256-DRMN3TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95256-DRMN3TP/K?

M95256-DRMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95256-DRMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95256-DRMN3TP/K?

For technical support, including M95256-DRMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95256-DRMN3TP/K requirements.

6.How does Aetrix verify that M95256-DRMN3TP/K is sourced from the original manufacturer or authorized distributors?

All M95256-DRMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95256-DRMN3TP/K meets industry standards.

7.What is the process for return or replacement of M95256-DRMN3TP/K?

All M95256-DRMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95256-DRMN3TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95256-DRMN3TP/K part is unused and in its original packaging.

Return procedure for M95256-DRMN3TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…