My Inquiry
My Account
STMicroelectronics M95320-RDW6TP
- Part No.:
- M95320-RDW6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95320-RDW6TP.pdf
- Description:
- IC EEPROM 32KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,275
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95320-RDW6TP from STMicroelectronics is a 32-Kbit serial SPI bus EEPROM organized as 4096 × 8 bits, operating across 1.8 V to 5.5 V supply and -40°C to +85°C temperature range. It supports 20 MHz clock speed, 32-byte page writes completing in ≤5 ms, and offers quarter/half/whole array write protection via Status Register BP1/BP0 bits. Used for firmware parameter storage in industrial control modules requiring nonvolatile configuration retention.
For engineers reviewing the M95320-RDW6TP datasheet, M95320-RDW6TP pinout, M95320-RDW6TP application, or M95320-RDW6TP equivalent, key selection criteria include its 1.8 V minimum VCC, ECOPACK2®-compliant TSSOP8 package, 4 million write cycles, and SPI mode compatibility (CPOL=0/CPHA=0 and CPOL=1/CPHA=1).
Technical Context
This EEPROM implements a standard SPI interface with dedicated Serial Clock (C), Serial Data Input (D), Serial Data Output (Q), Chip Select (S), Write Protect (W), and Hold (HOLD) signals. All instructions-including READ, WRITE, WREN, RDSR, and WRSR-are executed using MSB-first bit-serial transfers synchronized to C edges.
Internal architecture includes an address register and counter, data register, page decoder, status register (with WIP, WEL, BP1/BP0, SRWD bits), and high-voltage generator for write/erase operations. The device features power-on reset (POR) circuitry that holds instruction decoding inactive until VCC exceeds threshold, ensuring robust initialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 32 Kbit (4 Kbytes), organized as 4096 × 8 bits - directly maps to 12-bit addressing space for compact firmware parameter tables. |
| Interface | SPI bus, CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes - ensures interoperability with most microcontroller SPI peripherals without protocol translation. |
| Max clock frequency | 20 MHz - enables sub-200 µs read access time per byte, suitable for real-time configuration retrieval in motor control loops. |
| Write time | ≤5 ms for byte or page (32-byte) writes - allows rapid field-updatable calibration data storage without blocking host MCU execution. |
| Supply voltage | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V logic families and legacy 3.3 V/5 V systems without level shifters. |
| Data retention | >200 years at 25°C - guarantees long-term integrity of factory-programmed identifiers and safety-critical settings over product lifetime. |
| Endurance | >4 million write cycles - accommodates frequent runtime logging (e.g., energy meter pulse counts) in smart utility devices. |
Pinout & Package
Package: TSSOP8 (DW), 3 × 4.4 mm body, 0.5 mm pitch, ECOPACK2®-compliant - optimized for automated SMT assembly and thermal performance in dense PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (S) | Chip Select | Active-low enable: drives device into Active Power mode; must fall before first clock edge of any instruction. |
| 2 (W) | Write Protect | Hardware lock: freezes BP1/BP0 protection state; must be stable during all write operations to prevent accidental unprotect. |
| 3 (VSS) | Ground | Signal and supply reference plane; requires low-inductance connection to minimize noise coupling into SPI timing paths. |
| 4 (Q) | Serial Data Output | Tri-state output: data shifted out on falling edge of C; high-impedance when S is high or HOLD is asserted. |
| 5 (C) | Serial Clock | Master-generated timing signal: rising edge latches input (D), falling edge clocks output (Q); polarity configurable per SPI mode. |
| 6 (D) | Serial Data Input | Instruction/address/data input: sampled on rising edge of C; must meet tSH/tSU setup/hold relative to C. |
| 7 (HOLD) | Hold | Pause control: suspends ongoing SPI transaction without deselecting device; Q goes high-Z, D/C ignored until HOLD deasserted. |
| 8 (VCC) | Supply Voltage | Power rail: decoupling capacitor (10–100 nF) required near pin to suppress switching noise affecting internal HV generator stability. |
Key Features
| Feature | Design Value |
|---|---|
| ECOPACK2® packaging | RoHS-compliant TSSOP8 with halogen-free molding compound - meets industrial environmental compliance requirements without sacrificing thermal or mechanical reliability. |
| Status Register protection | BP1/BP0 bits configure quarter/half/full memory array write lock - enables hardware-enforced partitioning of user data vs. factory calibration blocks. |
| Identification Page (M95320-D variant only) | 32-byte dedicated page for sensitive parameters - not applicable to M95320-RDW6TP (R-grade), confirming this part lacks ID page functionality per datasheet Table 11. |
| Enhanced ESD protection | >4 kV HBM - sustains handling and board-level transients in factory and field environments without latch-up or parametric shift. |
| Power-down current | <1 µA at VCC = 5.5 V - minimizes standby power in battery-backed IoT nodes where EEPROM retains critical state between wake cycles. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing I/O mapping tables and PID tuning coefficients in programmable logic controllers deployed in factory automation lines. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during boot and runtime via SPI; tolerates brown-out events due to wide VCC range. Use Value: Enables field reconfiguration without firmware reflashing; 4M write cycles support daily recalibration logs over 10+ years. |
Use Scenario: Holding sensor offset/gain values and regulatory audit trails in portable diagnostic equipment certified to IEC 62304. IC Role / Device Role / Timing Role: Secure configuration store with hardware write protection (BP bits) preventing unauthorized modification of calibrated values. Use Value: Meets Class B software safety requirements by isolating critical calibration data from application code space and runtime variables. |
| Smart Energy Meter Firmware Parameters | Automotive Body Control Module Settings |
|
Use Scenario: Retaining tariff schedules, pulse constants, and tamper-event timestamps in ANSI C12.20-compliant electricity meters. IC Role / Device Role / Timing Role: High-reliability data logger interfaced to metrology SoC; operates continuously at 85°C ambient in sealed enclosures. Use Value: 200-year data retention ensures meter accuracy remains traceable across full service life without periodic reprogramming. |
Use Scenario: Saving seat/mirror position presets and lighting profiles in automotive BCMs operating across -40°C to +85°C. IC Role / Device Role / Timing Role: SPI-configurable NV memory co-located with CAN/LIN transceivers; withstands load dump and cold crank conditions. Use Value: 1.8 V operation allows direct connection to 1.8 V domain MCUs, eliminating level-shifter BOM cost and PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25320B-SSHL-T (Microchip) | Same 32 Kbit SPI EEPROM, but rated 1.8–5.5 V and -40°C to +85°C; supports 20 MHz clock; uses different Status Register bit layout (SRWD at bit 7, BP0/BP1 at bits 2/1). | Lacks HOLD pin; uses WIP bit polling instead of interrupt-driven completion detection. | Select if HOLD functionality is unused and existing firmware already implements AT25-series status register parsing. |
| BR24T32FJ-WE2 (ROHM) | 32 Kbit SPI EEPROM with 1.7–5.5 V range and -40°C to +105°C rating; includes built-in write protect timer (WPEN) and auto-address increment. | Supports WPEN-based timed lockout after power-on, reducing external logic for secure boot sequences. | Prefer for extended temperature applications beyond +85°C or where timed write protection enhances security during firmware update windows. |
Compared with AT25320B-SSHL-T and BR24T32FJ-WE2, M95320-RDW6TP provides guaranteed HOLD functionality and consistent BP bit mapping across ST's M95 family, simplifying migration from legacy M95256/M95128 designs while maintaining identical PCB footprint in TSSOP8.
Availability
M95320-RDW6TP is available at Aetrix Electronics and suitable for industrial PLC configuration storage, medical device calibration data retention, and smart energy meter firmware parameter management requiring stable component supply across multi-year production cycles.
Supply support for M95320-RDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory products for industrial, automotive, and consumer markets.
M95320-RDW6TP belongs to ST's serial EEPROM product line, engineered for high-reliability nonvolatile data storage in resource-constrained embedded systems where SPI interface simplicity, wide voltage operation, and long-term data integrity are mandatory.
FAQ
What is the maximum clock frequency supported by M95320-RDW6TP?
The device supports up to 20 MHz SPI clock frequency across its full 1.8 V to 5.5 V supply range and -40°C to +85°C temperature range. This is verified in Table 19 (AC characteristics) of the official datasheet (DocID5711 Rev 16), where tCL and tCH are specified at 50 ns minimum, corresponding to 20 MHz operation.
Does M95320-RDW6TP include an Identification Page?
No. The Identification Page is exclusive to M95320-D variants (e.g., M95320-DF), as explicitly stated in Section 1 (Description) and Section 6.7–6.10 of the datasheet. M95320-RDW6TP is an R-grade part and does not implement the ID page or associated Lock ID functionality.
How is write protection configured on M95320-RDW6TP?
Write protection is controlled by BP1 and BP0 bits in the Status Register, which define quarter, half, or full memory array lock. These bits are set via WRSR instruction and can be hardware-frozen by driving the W pin low during write operations, as detailed in Tables 2 and 6 and Section 5.5 of the datasheet.
What package type is used for M95320-RDW6TP?
M95320-RDW6TP uses the TSSOP8 (DW) package: 8-lead thin shrink small outline, 3 × 4.4 mm body, 0.5 mm pitch, ECOPACK2®-compliant. This is confirmed in Section 10.2 and Table 21 of the datasheet, and the "DW" suffix in the part number aligns with ST's ordering scheme (Table 23).
M95320-RDW6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95320-RDW6TP FAQ
1.How can I place an order for M95320-RDW6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M95320-RDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95320-RDW6TP reliable?
The price and inventory of M95320-RDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95320-RDW6TP is usually 5 days.
3.What payment methods are accepted for M95320-RDW6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95320-RDW6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95320-RDW6TP?
M95320-RDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95320-RDW6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95320-RDW6TP?
For technical support, including M95320-RDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95320-RDW6TP requirements.
6.How does Aetrix verify that M95320-RDW6TP is sourced from the original manufacturer or authorized distributors?
All M95320-RDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95320-RDW6TP meets industry standards.
7.What is the process for return or replacement of M95320-RDW6TP?
All M95320-RDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95320-RDW6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95320-RDW6TP part is unused and in its original packaging.
Return procedure for M95320-RDW6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95320-RDW6TP Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
