My Inquiry
My Account
STMicroelectronics M95320-WMN6TP/P
- Part No.:
- M95320-WMN6TP/P
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95320-WMN6TP/P.pdf
- Description:
- IC EEPROM 32KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,835
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95320-WMN6TP/P from STMicroelectronics is a 32-Kbit serial SPI bus EEPROM organized as 4096 × 8 bits, operating from 2.5 V to 5.5 V supply and rated for -40°C to +85°C industrial temperature range. It supports 20 MHz clock speed, 32-byte page writes completing in ≤5 ms, and offers quarter/half/whole array write protection via hardware W pin and status register BP bits. It is used for nonvolatile parameter storage in microcontroller-based embedded systems requiring reliable field-updatable configuration data.
For engineers reviewing the M95320-WMN6TP/P datasheet, M95320-WMN6TP/P pinout, M95320-WMN6TP/P application, or M95320-WMN6TP/P equivalent, key selection criteria include SPI mode compatibility (CPOL=0/CPHA=0 or CPOL=1/CPHA=1), write endurance (>4 million cycles), data retention (>200 years), ECOPACK2® SO8 package footprint, and identification page lockability for secure calibration storage.
Technical Context
The M95320-WMN6TP/P implements a standard SPI-compatible interface with four active control signals (S, C, D, Q) plus HOLD and W, supporting dual SPI modes (CPOL/CPHA = 00 or 11). Its internal architecture includes an address register, page decoder, status register with WIP/WEL/BP1/BP0/SRWD bits, and a dedicated 32-byte Identification Page accessible only in M95320-D variants - though this part suffix confirms it is the -W variant, excluding ID page functionality.
Write operations require explicit WREN instruction followed by WRITE command; status polling via RDSR is mandatory before initiating subsequent commands. The device features automatic power-on reset (POR) that holds instruction decoding disabled until VCC exceeds threshold, and built-in ESD protection exceeding standard industrial requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 32 Kbit (4 Kbytes), organized as 4096 × 8 bits - sufficient for firmware configuration, calibration tables, and device identity storage in resource-constrained MCU systems. |
| Interface | SPI bus, CPOL=0/CPHA=0 and CPOL=1/CPHA=1 compatible - ensures interoperability with most ARM Cortex-M, PIC, and ESP32 SPI peripherals without protocol translation. |
| Max clock frequency | 20 MHz - enables sub-200 µs page read/write transfers, reducing host MCU wait time during parameter updates. |
| Write time | ≤5 ms per byte or per 32-byte page - deterministic timing allows precise host-side timeout management without polling overhead. |
| Supply voltage | 2.5 V to 5.5 V - supports direct interfacing with 3.3 V and 5 V logic domains without level shifters. |
| Data retention | >200 years at +25°C - guarantees long-term integrity of stored calibration, serial numbers, and regulatory compliance data across product lifetime. |
| Endurance | >4 million write cycles - accommodates frequent field updates (e.g., energy meter kWh counters, sensor offset corrections) over 10+ years of operation. |
Pinout & Package
Package: SO8 (ECOPACK2®), 150 mil width, surface-mount plastic small outline. Pin-1 marked by notch or dot; lead finish is matte tin, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (S) | Chip Select | Active-low enable: drives device into Active Power mode when low; places Q output in high-impedance state when high. |
| 2 (W) | Write Protect | Hardware lock: freezes BP bits' protection configuration; must be stable during all write operations to prevent accidental unprotection. |
| 3 (VSS) | Ground | Signal and supply reference plane; requires low-inductance connection to PCB ground plane for noise immunity. |
| 4 (D) | Serial Data Input | Input for instructions, addresses, and write data; sampled on rising edge of C; must meet VIH/VIL thresholds per DC specs. |
| 5 (Q) | Serial Data Output | Output for read data and status bits; driven on falling edge of C; high-impedance when S is high or HOLD is asserted. |
| 6 (C) | Serial Clock | Master-generated timing signal; rising edge latches D, falling edge outputs Q; requires clean edges to meet tSHCH/tCHSH timing. |
| 7 (HOLD) | Hold | Pauses ongoing SPI transaction without deselecting device; asserts high-impedance on Q while D and C become don't-care. |
| 8 (VCC) | Supply Voltage | 2.5–5.5 V power input; requires local 10–100 nF ceramic decoupling capacitor between VCC and VSS, placed within 2 mm of pins. |
Key Features
| Feature | Design Value |
|---|---|
| Page write capability | 32-byte atomic writes complete in ≤5 ms - reduces host CPU intervention time and improves system responsiveness during bulk configuration updates. |
| Flexible write protection | Quarter/half/whole memory array lockable via BP1/BP0 bits and W pin - enables hierarchical security: e.g., protect bootloader config while allowing runtime logging. |
| Status register monitoring | WIP bit indicates active internal write cycle; WEL bit confirms write-enable state - eliminates need for fixed delays and enables efficient polling-driven firmware. |
| Industrial temperature grade | -40°C to +85°C operation - validated for deployment in automotive body controllers, industrial PLC I/O modules, and outdoor smart meters. |
| ECOPACK2® packaging | SO8 with matte tin leads, halogen-free and RoHS-compliant - meets IPC/JEDEC J-STD-020 moisture sensitivity level 3 (MSL3), suitable for standard reflow profiles. |
Applications
| Smart Energy Metering | Industrial PLC Configuration |
|---|---|
|
Use Scenario: Storing tariff schedules, pulse constants, and meter calibration coefficients updated remotely via HAN or PLC communication. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed asynchronously by metering SoC during boot and firmware update; no real-time timing constraints. Use Value: >200-year data retention ensures calibration remains valid across full product lifecycle without battery-backed SRAM or external supervision. |
Use Scenario: Holding I/O mapping tables, PID loop parameters, and safety-critical trip thresholds in modular programmable logic controllers. IC Role / Device Role / Timing Role: SPI-configurable persistent memory for field-serviceable configuration; accessed during startup and maintenance mode. Use Value: 4M-cycle endurance supports daily parameter tuning and firmware patching over 10+ years of continuous operation in factory environments. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
|
Use Scenario: Saving seat position presets, mirror angles, and lighting profiles tied to vehicle VIN in BCMs compliant with ISO 16750-2. IC Role / Device Role / Timing Role: SPI EEPROM interfaced directly to 3.3 V automotive MCU; withstands load dump transients via internal ESD protection. Use Value: -40°C to +85°C rating and enhanced ESD robustness eliminate need for external TVS diodes on SPI lines in harsh under-hood environments. |
Use Scenario: Storing FDA-mandated calibration logs, sensor offset histories, and user audit trails in portable ultrasound and ECG devices. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for regulatory traceability data; Identification Page not used (M95320-W variant), but BP locking secures critical fields. Use Value: Hardware write protection prevents unauthorized modification of calibration records during device servicing or software updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25320B-SSHL-T (Microchip) | Same 32 Kbit SPI EEPROM, 2.5–5.5 V, SO8, but supports 20 MHz max clock only at VCC ≥ 4.5 V; lower endurance (1M cycles). | Limited high-speed operation in 3.3 V systems; unsuitable where full 20 MHz performance is required below 4.5 V. | Select if cost-sensitive and 3.3 V operation does not require full-speed writes; verify tWC timing at actual VCC. |
| BR24G32FJ-3GE2 (ROHM) | 32 Kbit SPI EEPROM, 1.7–5.5 V, TSSOP8, supports 10 MHz max clock; includes built-in write suspend/resume. | Slower interface limits throughput; write suspend adds complexity but enables priority interrupt handling. | Prefer for ultra-low-voltage (1.8 V) designs or where host MCU must service interrupts mid-write; avoid if 20 MHz bandwidth is mandatory. |
Compared with AT25320B-SSHL-T and BR24G32FJ-3GE2, the M95320-WMN6TP/P delivers guaranteed 20 MHz operation across its full 2.5–5.5 V range and superior 4M-cycle endurance - making it optimal for high-throughput, long-lifecycle industrial and automotive applications where timing predictability and reliability are non-negotiable.
Availability
M95320-WMN6TP/P is available at Aetrix Electronics and suitable for smart energy metering, industrial PLC configuration, and automotive body control modules requiring stable component supply, long-term obsolescence management, and ECOPACK2®-compliant packaging.
Supply support for M95320-WMN6TP/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
The M95320-W series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, SPI-based nonvolatile storage in space- and cost-constrained embedded systems demanding extended data integrity and industrial-grade reliability.
FAQ
What SPI modes does M95320-WMN6TP/P support?
The M95320-WMN6TP/P supports two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1. In both, data is latched on the rising edge of Serial Clock (C) and output on the falling edge. Mode selection depends on the host MCU's SPI peripheral configuration; no internal mode switching is required. Compatibility is verified per ST's DocID5711 Rev 16 Section 4.1.
Does M95320-WMN6TP/P include an Identification Page?
No. The Identification Page (32 bytes, lockable in Read-only mode) is exclusive to M95320-D variants (e.g., M95320-DF). The M95320-WMN6TP/P is the -W version, which lacks this feature. Its memory map consists solely of the main 4096 × 8-bit array with standard write protection via BP bits and W pin.
How is write protection configured on this device?
Write protection is configured using two methods: (1) hardware via the W pin - when held high, it freezes the BP1/BP0 bits' protection state; (2) software via Status Register BP1/BP0 bits - setting them to 00, 01, 10, or 11 locks quarter, half, or whole memory array. Protection granularity and activation are detailed in Tables 2 and 6 of the datasheet.
What is the recommended decoupling for VCC?
A 10–100 nF ceramic capacitor must be placed between VCC and VSS, located within 2 mm of the SO8 package pins. This minimizes supply noise during fast SPI transitions and internal write cycles. ST recommends X7R dielectric with low ESL; typical value used in reference designs is 100 nF.
M95320-WMN6TP/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95320-WMN6TP/P FAQ
1.How can I place an order for M95320-WMN6TP/P through Aetrix?
Please submit a Request for Quotation (RFQ) for M95320-WMN6TP/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95320-WMN6TP/P reliable?
The price and inventory of M95320-WMN6TP/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95320-WMN6TP/P is usually 5 days.
3.What payment methods are accepted for M95320-WMN6TP/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95320-WMN6TP/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95320-WMN6TP/P?
M95320-WMN6TP/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95320-WMN6TP/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95320-WMN6TP/P?
For technical support, including M95320-WMN6TP/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95320-WMN6TP/P requirements.
6.How does Aetrix verify that M95320-WMN6TP/P is sourced from the original manufacturer or authorized distributors?
All M95320-WMN6TP/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95320-WMN6TP/P meets industry standards.
7.What is the process for return or replacement of M95320-WMN6TP/P?
All M95320-WMN6TP/P units undergo pre-shipment inspection (PSI). If there is an issue with M95320-WMN6TP/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95320-WMN6TP/P part is unused and in its original packaging.
Return procedure for M95320-WMN6TP/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95320-WMN6TP/P Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
