Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95512-DWDW4TP/K

Name: M95512-DWDW4TP/K
Brand: STMicroelectronics
SKU: M95512-DWDW4TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95512-DWDW4TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M95512-DWDW4TP/K.pdf

Description:: IC EEPROM 512KBIT SPI 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:22,168

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95512-DWDW4TP/K from STMicroelectronics is an AEC-Q100 Grade 0 qualified 512-Kbit serial SPI EEPROM for automotive applications, featuring 64 Kbyte memory organized in 512 × 128-byte pages, 16 MHz max clock (V_CC ≥ 4.5 V), and extended operation up to 145 °C with V_CC = 2.5–5.5 V. It integrates Schmitt-trigger inputs, embedded ECC, and a lockable 128-byte Identification Page for secure parameter storage in engine control units and ADAS modules.

For engineers reviewing the M95512-DWDW4TP/K datasheet, M95512-DWDW4TP/K pinout, M95512-DWDW4TP/K application, or M95512-DWDW4TP/K equivalent, key selection criteria include automotive temperature compliance (145 °C), SPI interface timing at high clock rates, block-level write protection granularity (1/4, 1/2, full), byte/page write cycle endurance (4M @ 25 °C), and identification page locking capability.

Technical Context

This device implements a true EEPROM array with embedded Error Correction Code logic for enhanced data integrity across temperature extremes. Its SPI interface supports CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, with input latching on rising C edge and output shifting on falling C edge - enabling interoperability with standard microcontroller SPI peripherals.

The Status Register includes non-volatile BP1/BP0 bits for configurable write protection of 1/4, 1/2, or entire memory, plus SRWD bit that couples with the W pin to enable or disable Status Register writes. The dedicated HOLD pin allows pausing ongoing transfers without chip deselection, preserving internal state during bus arbitration.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	512 Kbit (64 Kbyte), organized as 512 pages × 128 bytes - enables efficient firmware patching and calibration storage in ECUs.
Max SPI clock	16 MHz at V_CC ≥ 4.5 V - supports fast configuration loading in real-time automotive systems.
Operating temp	Up to 145 °C (Grade 0) - certified for under-hood deployment including transmission control and battery management.
Write endurance	4 million cycles at 25 °C; 400 k at 145 °C - ensures long-term reliability in high-temperature cyclic logging applications.
Data retention	50 years at 125 °C; 100 years at 25 °C - guarantees calibration data integrity over vehicle lifetime.
Page write time	≤ 4 ms - enables rapid field-updatable parameter updates without system interruption.
ESD rating	4000 V HBM - provides robustness against assembly and in-vehicle electrostatic events.

Pinout & Package

TSSOP8 package (DW suffix), 3 × 4.4 mm body, 0.65 mm pitch, RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
1 – S	Chip Select	Active-low enable signal; falling edge initiates command decoding and must remain low throughout instruction transfer.
2 – W	Write Protect	Hardware-controlled lock for Status Register writes when SRWD = 1 - prevents accidental configuration changes.
3 – VSS	Ground	Signal and power reference plane; decoupling capacitor placement critical for noise immunity in automotive harnesses.
4 – Q	Serial Data Output	Tri-state output driving data MSB-first on falling edge of C; enters high-Z when S or HOLD is high.
5 – C	Serial Clock	Synchronizes all I/O; rising edge latches D input, falling edge shifts Q output - defines timing margins for MCU firmware.
6 – D	Serial Data Input	Accepts instructions, addresses, and write data MSB-first on rising edge of C - requires clean signal routing per automotive EMC standards.
7 – HOLD	Hold Control	Pauses active SPI transaction without resetting internal address counter - used for priority interrupt handling in multi-master buses.
8 – VCC	Supply Voltage	1.7–5.5 V operation range; 2.5–5.5 V required for 145 °C operation - supports wide-input DC-DC outputs in vehicle electrical systems.

Key Features

Feature	Design Value
AEC-Q100 Grade 0 qualification	Validated for continuous operation at 145 °C ambient - meets stringent automotive safety-critical component requirements.
Lockable Identification Page	128-byte dedicated area with LID instruction for permanent read-only locking - stores cryptographic keys or calibration IDs securely.
Configurable block protection	BP1/BP0 bits enable 1/4, 1/2, or full memory write lock - isolates boot code from runtime parameter corruption.
Embedded ECC logic	Corrects single-bit errors and detects double-bit errors per 128-byte page - improves functional safety compliance (ISO 26262 ASIL-B).
Schmitt-trigger inputs	Hysteresis on S, C, D, HOLD, W pins - rejects noise from 12 V automotive power rails and motor switching transients.

Applications

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing and updating fuel injection maps, ignition timing curves, and OBD-II diagnostic codes across vehicle lifetime.

IC Role / Device Role / Timing Role: Non-volatile configuration memory interfacing directly with MCU SPI peripheral for real-time map access during combustion cycles.

Use Value: 4 million write cycles and 50-year data retention at 125 °C ensure calibration integrity through 15+ years of thermal cycling in under-hood environments.

Use Scenario: Retaining camera calibration offsets, radar fusion parameters, and sensor fusion coefficients after power loss.

IC Role / Device Role / Timing Role: Secure parameter vault accessed via SPI during boot sequence; Identification Page locked to prevent tampering with safety-critical coefficients.

Use Value: Embedded ECC and AEC-Q100 Grade 0 qualification guarantee ASIL-B compliant data integrity in autonomous braking and lane-keeping functions.

Electric Powertrain Inverter

Automotive Gateway Module

Use Scenario: Logging thermal derating thresholds, IGBT gate drive timing adjustments, and fault history in high-power traction inverters.

IC Role / Device Role / Timing Role: High-reliability event logger synchronized to MCU timer interrupts; HOLD pin used to pause writes during CAN message bursts.

Use Value: 145 °C operation and 400 k write cycles at temperature enable reliable diagnostics in proximity to power modules without external cooling.

Use Scenario: Storing network configuration tables, firmware version metadata, and secure boot keys across multiple vehicle communication domains (CAN FD, LIN, Ethernet).

IC Role / Device Role / Timing Role: Trusted configuration store accessible by application MCU and security enclave; SRWD + W pin prevents unauthorized register reconfiguration.

Use Value: Block-level write protection isolates gateway boot code from runtime updates, reducing attack surface for over-the-air software delivery.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF512C-SSH-T	512 Kbit SPI Flash (not EEPROM); lacks byte-alterability and ECC; 100k erase cycles; no AEC-Q100 Grade 0 rating.	Requires full-sector erase before rewrite; unsuitable for frequent parameter updates or safety-critical calibration storage.	Select only for cost-sensitive infotainment subsystems where write frequency is low and temperature ≤ 105 °C.
BR24G512FJ-3GE2	512 Kbit I²C EEPROM; AEC-Q100 Grade 2 (105 °C); no HOLD pin; max clock 1 MHz; no identification page or SRWD/W coupling.	Limited to lower-speed, non-real-time configurations; cannot support simultaneous SPI bus arbitration or secure ID locking.	Use only in body control modules with I²C infrastructure and relaxed thermal/safety requirements.

Compared with AT25DF512C-SSH-T and BR24G512FJ-3GE2, M95512-DWDW4TP/K uniquely combines AEC-Q100 Grade 0, byte-alterable EEPROM architecture, embedded ECC, and hardware-secured identification page - making it the sole choice for ASIL-B-compliant, high-temperature, high-write-frequency automotive control nodes.

Availability

M95512-DWDW4TP/K is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric powertrain inverters, and automotive gateway modules requiring stable component supply across extended temperature and lifecycle demands.

Supply support for M95512-DWDW4TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with broad portfolio certification to AEC-Q100 and ISO 26262 standards.

The M95512 series belongs to ST's automotive-grade serial EEPROM product line, engineered specifically for mission-critical data storage in harsh-temperature vehicle subsystems where reliability, security, and long-term data integrity are mandatory.

FAQ

What is the maximum operating temperature and voltage range for M95512-DWDW4TP/K?

The device operates up to 145 °C with V_CC = 2.5–5.5 V (AEC-Q100 Grade 0), and up to 125 °C with V_CC = 1.7–5.5 V. These ranges are validated per DS8843 Rev 9, Section 5.1.1, and define distinct thermal/voltage operating envelopes - not interchangeable.

How does the Identification Page differ from main memory, and how is it locked?

The Identification Page is a dedicated 128-byte region accessible via RDID/WRID instructions. It can be permanently locked using the LID instruction, which sets a one-time-programmable flag preventing further writes - verified by RDLS instruction returning status bit LOK = 1.

Can M95512-DWDW4TP/K operate on standard 3.3 V MCU SPI interfaces?

Yes: it supports V_CC = 2.5–5.5 V, fully compatible with 3.3 V logic levels. All inputs meet VIH ≥ 0.7×V_CC and VIL ≤ 0.3×V_CC, and outputs drive VOH ≥ 0.9×V_CC - confirmed in Tables 13–14 of DS8843 Rev 9.

What failure modes does the embedded ECC protect against, and how is correction handled?

The ECC logic corrects single-bit errors and detects double-bit errors per 128-byte page. Correction occurs transparently during read operations; no firmware intervention is required. This behavior is implemented in hardware and documented in Section 1 (Description) and Figure 1 of DS8843 Rev 9.

M95512-DWDW4TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 512Kbit

Memory Organization:: 64K x 8

Memory Interface:: SPI

Clock Frequency:: 16 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 145°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M95512-DWDW4TP/K FAQ

1.How can I place an order for M95512-DWDW4TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95512-DWDW4TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95512-DWDW4TP/K reliable?

The price and inventory of M95512-DWDW4TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95512-DWDW4TP/K is usually 5 days.

3.What payment methods are accepted for M95512-DWDW4TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95512-DWDW4TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95512-DWDW4TP/K?

M95512-DWDW4TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95512-DWDW4TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95512-DWDW4TP/K?

For technical support, including M95512-DWDW4TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95512-DWDW4TP/K requirements.

6.How does Aetrix verify that M95512-DWDW4TP/K is sourced from the original manufacturer or authorized distributors?

All M95512-DWDW4TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95512-DWDW4TP/K meets industry standards.

7.What is the process for return or replacement of M95512-DWDW4TP/K?

All M95512-DWDW4TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95512-DWDW4TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95512-DWDW4TP/K part is unused and in its original packaging.

Return procedure for M95512-DWDW4TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…