My Inquiry
My Account
STMicroelectronics M95512-RMN6TP
- Part No.:
- M95512-RMN6TP
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
M95512-RMN6TP.pdf
- Description:
- IC EEPROM 512KBIT SPI 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:41,908
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95512-RMN6TP from STMicroelectronics is a 512-Kbit (64-Kbyte) serial SPI bus EEPROM organized as 65536 × 8 bits, operating from 1.8 V to 5.5 V supply voltage over –40 °C to +85 °C. It features 128-byte page write capability with ≤5 ms write time, hardware- and software-based write protection (quarter/half/whole array), and an additional 128-byte Identification page permanently lockable in read-only mode. It is used in industrial control modules for storing calibration data and device-specific configuration parameters.
For engineers reviewing the M95512-RMN6TP datasheet, M95512-RMN6TP pinout, M95512-RMN6TP application, or M95512-RMN6TP equivalent, key selection criteria include its 1.8 V minimum operating voltage, 16 MHz SPI clock support, ECOPACK2-compliant TSSOP8 package, and dual-layer write protection (BP bits + W pin + SRWD bit) for secure firmware parameter storage.
Technical Context
The device implements a standard SPI interface compliant with CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, latching input on rising clock edge and outputting data on falling edge. Its internal architecture includes a high-voltage generator, ECC-enabled sense amplifiers, page latches, and a dedicated Identification page block with independent lock control logic.
Write operations require prior WREN instruction activation and are governed by non-volatile BP1/BP0 bits and volatile WEL bit; hardware protection engages when SRWD=1 and W pin is low, disabling WRSR execution and locking BP/SRWD bits. The HOLD pin enables communication pause without chip deselection or state reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 512 Kbit (65536 × 8), enabling storage of full device configuration sets or multi-sensor calibration tables |
| Supply voltage range | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V, 3.3 V, and 5 V microcontrollers without level shifting |
| SPI clock frequency | Up to 16 MHz - enables fast parameter loading during boot or runtime reconfiguration |
| Write endurance | 4 million cycles - suitable for frequent field-updatable parameters such as energy meter tariff schedules |
| Data retention | 200 years at 85 °C - ensures long-term reliability in unattended industrial gateways and smart sensors |
| Page size | 128 bytes - matches typical MCU cache line sizes and simplifies aligned firmware update partitioning |
| Operating temperature | –40 °C to +85 °C - qualified for deployment in outdoor utility meters and factory-floor PLC I/O modules |
Pinout & Package
TSSOP8 (169 mil width) ECOPACK2 package with exposed pad (not electrically connected); RoHS-compliant, halogen-free, and qualified per AEC-Q200 stress tests for extended reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip select | Active-low enable; falling edge required after power-up before first instruction; controls active/standby power mode |
| C | Serial clock | Bi-phase synchronous timing signal; supports CPOL/CPHA = (0,0) or (1,1); data latched on rising edge, output on falling edge |
| D | Serial data input | MSB-first instruction/address/data input; sampled on rising C edge; accepts WREN, WRITE, WRSR, and RDID commands |
| Q | Serial data output | MSB-first read data output; high-impedance when S high or HOLD low; driven on falling C edge |
| W | Write protect | Hardware lock control; when SRWD=1 and W=low, disables WRSR and freezes BP1/BP0/SRWD bits permanently |
| HOLD | Communication hold | Pauses ongoing SPI transfer without resetting internal state; Q goes high-Z, D/C ignored until HOLD returns high |
| VCC | Supply voltage | 1.8–5.5 V core supply; requires local 10–100 nF decoupling capacitor; powers internal HV generator for write operations |
| VSS | Ground reference | Return path for all signals and internal circuitry; must be low-impedance and co-located with VCC decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Identification page (128 B) | Dedicated OTP-like area for storing immutable device IDs, cryptographic keys, or calibration coefficients; lockable via LID command |
| Multi-level write protection | Combines software (BP1/BP0 bits) and hardware (W pin + SRWD bit) mechanisms to prevent accidental or malicious memory corruption |
| High-speed page write | ≤5 ms per 128-byte page - reduces firmware update latency in real-time embedded systems with tight boot windows |
| Enhanced ESD robustness | ±4 kV HBM - improves manufacturing yield and field reliability in electrostatic-prone industrial assembly environments |
| Low-power standby mode | ICC1 ≤ 1 µA at 5.5 V - extends battery life in portable diagnostic tools and wireless sensor nodes |
Applications
| Industrial PLC I/O Modules | Smart Energy Meters |
|---|---|
|
Use Scenario: Storing channel-specific calibration coefficients and sensor linearization tables across multiple analog input channels. IC Role / Device Role / Timing Role: Non-volatile configuration storage element interfaced directly to ARM Cortex-M4 host MCU via SPI. Use Value: Enables field recalibration without firmware reflashing; 200-year data retention ensures accuracy over product lifetime. |
Use Scenario: Holding tariff schedules, billing registers, and metrology calibration constants updated monthly via HAN or PLC link. IC Role / Device Role / Timing Role: Secure parameter vault accessed during meter boot and tariff change events; protected by SRWD+W hardware lock. Use Value: Prevents unauthorized modification of revenue-critical data; 4M write cycles support >100 years of monthly updates. |
| Automotive Body Control Units | Medical Diagnostic Handhelds |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations tied to user ID tokens. IC Role / Device Role / Timing Role: SPI-configurable EEPROM mapped into MCU's peripheral address space; accessed during power-on initialization. Use Value: Supports AEC-Q200-qualified operation at 125 °C ambient (derated); TSSOP8 footprint fits constrained PCB layouts. |
Use Scenario: Storing FDA-mandated device serialization, calibration logs, and usage counters for audit trail compliance. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with locked Identification page holding cryptographic root keys. Use Value: Meets IEC 62304 SW safety requirements via hardware-enforced write lock; ECOPACK2 ensures lead-free assembly compatibility. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF512C-SSHN-B | 512 Kbit SPI flash with 4-KB sector erase; no Identification page; lacks SRWD/W hardware lock | Requires software-managed wear leveling; unsuitable for immutable key storage | Select only if code storage (not parameter storage) is primary need and hardware lock is unnecessary |
| BR24G512FJ-WE2 | 512 Kbit I²C EEPROM; 1.7–5.5 V; no HOLD pin; max clock 1 MHz; no Identification page | Slower interface limits boot-time parameter load speed; no hardware hold capability for interrupt-safe access | Prefer when board already uses I²C bus and SPI pins are unavailable; avoid for time-critical or concurrent-access use cases |
Compared with AT25DF512C-SSHN-B and BR24G512FJ-WE2, M95512-RMN6TP uniquely combines SPI speed (16 MHz), hardware-locked Identification page, and triple-layer write protection-making it optimal for secure, high-reliability parameter storage where tamper resistance and fast access are jointly required.
Availability
M95512-RMN6TP is available at Aetrix Electronics and suitable for industrial PLC I/O modules, smart energy meters, automotive body control units, and medical diagnostic handhelds requiring stable component supply across multi-year production cycles.
Supply support for M95512-RMN6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.
M95512-RMN6TP belongs to ST's serial EEPROM product line, engineered specifically for secure, low-voltage, high-endurance non-volatile storage in resource-constrained embedded systems with stringent data integrity requirements.
FAQ
Does M95512-RMN6TP support quad-SPI or dual-SPI modes?
No. M95512-RMN6TP supports only standard single-data-line SPI with CPOL=0/CPHA=0 or CPOL=1/CPHA=1 modes. It does not implement dual-output (DIO) or quad-output (QIO) protocols, nor does it support command/address/data multiplexing beyond the documented instruction set (READ, WRITE, RDSR, etc.).
Can the Identification page be erased after being locked?
No. Once the Identification page is locked using the LID instruction, its contents become permanently read-only and cannot be erased or rewritten-even with WREN/WRSR sequences or power cycling. The lock is irreversible and enforced by internal fuse-like logic, ensuring cryptographic key or device ID immutability.
What happens if HOLD is asserted during a Write cycle?
If HOLD is asserted while a Write or Write Status Register cycle is active, the device pauses communication but continues the internal write operation. Q goes high-Z, and D/C are ignored; however, the tW write time completes normally. After HOLD is deasserted and S remains low, the device resumes normal SPI operation without requiring reinitialization.
Is the TSSOP8 package of M95512-RMN6TP pin-compatible with SO8N or UFDFPN8 variants?
No. While all variants share identical signal functionality and instruction set, the TSSOP8 (M95512-RMN6TP), SO8N, UFDFPN8, and WLCSP8 packages have different pinouts and physical footprints. TSSOP8 uses standard 1–8 top-view numbering; SO8N rotates pin 1 location; UFDFPN8 and WLCSP8 use bump-mapped layouts. PCB layout must match the specific package variant ordered.
M95512-RMN6TP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 512Kbit
- Memory Organization:
- 64K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 16 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
M95512-RMN6TP FAQ
1.How can I place an order for M95512-RMN6TP through Aetrix?
Please submit a Request for Quotation (RFQ) for M95512-RMN6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95512-RMN6TP reliable?
The price and inventory of M95512-RMN6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95512-RMN6TP is usually 5 days.
3.What payment methods are accepted for M95512-RMN6TP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95512-RMN6TP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95512-RMN6TP?
M95512-RMN6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95512-RMN6TP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95512-RMN6TP?
For technical support, including M95512-RMN6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95512-RMN6TP requirements.
6.How does Aetrix verify that M95512-RMN6TP is sourced from the original manufacturer or authorized distributors?
All M95512-RMN6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95512-RMN6TP meets industry standards.
7.What is the process for return or replacement of M95512-RMN6TP?
All M95512-RMN6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95512-RMN6TP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95512-RMN6TP part is unused and in its original packaging.
Return procedure for M95512-RMN6TP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95512-RMN6TP Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
