Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95640-DFDW6TP

Name: M95640-DFDW6TP
Brand: STMicroelectronics
SKU: M95640-DFDW6TP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95640-DFDW6TP

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M95640-DFDW6TP.pdf

Description:: IC EEPROM 64KBIT SPI 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:15,765

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95640-DFDW6TP from STMicroelectronics is a 64-Kbit serial SPI bus EEPROM organized as 8192 × 8 bits, featuring an additional 32-byte lockable identification page for secure parameter storage. It operates from 1.7 V to 5.5 V supply voltage over –40 °C to +85 °C, supports up to 20 MHz clock frequency, and delivers byte/page write within 3.4 ms (typ). It is used in industrial control modules requiring nonvolatile configuration storage with hardware-enforced read-only locking.

For engineers reviewing the M95640-DFDW6TP datasheet, M95640-DFDW6TP pinout, M95640-DFDW6TP application, or M95640-DFDW6TP equivalent, key selection criteria include its 1.7 V minimum V_CC, identification page lockability, Schmitt-trigger noise immunity, quarter-block software write protection, and ECOPACK2-compliant TSSOP8 (DW) 169-mil package.

Technical Context

The M95640-DFDW6TP implements a standard SPI interface compliant with CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, latching input data on rising C edge and outputting on falling C edge. Its internal architecture includes a status register with WIP, WEL, BP1/BP0, and SRWD bits, enabling configurable block protection and hardware write disable via the W pin.

It integrates an on-chip high-voltage generator and sequencer for EEPROM programming, ECC-enabled sense amplifiers, and page latches supporting 32-byte page writes. The dedicated identification page (addressed via RDID/WRID/LID instructions) is permanently lockable to read-only mode, distinct from main array protection mechanisms.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	64 Kbit (8 Kbytes), organized as 8192 × 8 bits - defines maximum persistent configuration storage capacity.
Supply voltage range	1.7 V to 5.5 V - enables direct interfacing with 1.8 V logic systems and legacy 3.3 V/5 V microcontrollers without level shifters.
Max clock frequency	20 MHz - supports high-throughput firmware updates and rapid parameter loading in real-time systems.
Write cycle time	3.4 ms typical (≤5 ms max) for byte/page - ensures deterministic latency for critical configuration writes in safety-critical applications.
Data retention	200+ years - guarantees long-term integrity of calibration data, device IDs, and security keys across product lifecycle.
Endurance	4 million write cycles - supports frequent field-updatable parameters in telemetry gateways and programmable logic controllers.
Operating temperature	–40 °C to +85 °C - validated for deployment in uncontrolled industrial enclosures and outdoor metering equipment.

Pinout & Package

Package: TSSOP8 (DW), 169-mil width, ECOPACK2-compliant - RoHS-compliant, surface-mount package optimized for automated assembly and thermal reliability in dense PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
S	Chip select	Active-low enable signal; falling edge required after power-up before first instruction; deselects device and places Q in high-Z state.
C	Serial clock	Timing reference for SPI communication; data latched on rising edge (D), output shifted on falling edge (Q); supports 20 MHz operation.
D	Serial data input	Input for instructions, addresses, and write data; MSB-first; sampled on rising C edge; requires stable VIH/VIL per DC specs.
Q	Serial data output	Output for memory contents and status register; MSB-first; driven on falling C edge; high-Z during HOLD or when S is high.
W	Write protect	Hardware control for SRWD bit: when W = low and SRWD = 1, status register becomes read-only - prevents accidental BP/SRWD modification.
HOLD	Communication hold	Pauses ongoing SPI transaction without resetting internal state; requires S = low to activate; Q goes high-Z, D/C become "don't care".
V_CC	Supply voltage	1.7–5.5 V power rail; internal POR circuit ensures safe initialization; decoupling capacitor (10–100 nF) recommended near pins.
V_SS	Ground	Reference for all I/O and internal circuitry; must be low-impedance return path to minimize noise coupling into sensitive analog blocks.

Key Features

Feature	Design Value
Lockable identification page	32-byte dedicated memory area that can be permanently locked to read-only mode via LID instruction - secures device-specific keys or calibration constants.
Software block protection	BP1/BP0 bits configure upper quarter (1800h–1FFFh), upper half (1000h–1FFFh), or full array (0000h–1FFFh) as read-only - enables flexible firmware partitioning.
Schmitt-trigger inputs	All digital inputs (S, C, D, HOLD, W) include hysteresis - rejects noise spikes up to ±1.0 V on 3.3 V systems, improving robustness in electrically noisy industrial environments.
Hardware write disable	SRWD bit + W pin combination enforces hardware-level status register lock - prevents unauthorized changes to BP/SRWD even if software fails.
Enhanced ESD/latch-up	4000 V HBM ESD rating and latch-up immunity per JESD78 - meets IEC 61000-4-2 Level 3 requirements for industrial control interfaces.

Applications

Industrial PLC Configuration Storage

Smart Meter Firmware Parameter Vault

Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and runtime configuration in programmable logic controllers deployed in factory automation cabinets.

IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced directly to ARM Cortex-M7 MCU via SPI at 10 MHz; accessed during boot and runtime reconfiguration.

Use Value: Identification page stores factory-calibrated ADC gain/offset values, locked permanently to prevent field tampering while allowing main array updates via secure bootloader.

Use Scenario: Securing tariff schedules, cryptographic keys, and metrology calibration data in ANSI C12.22-compliant electricity meters operating in utility substations.

IC Role / Device Role / Timing Role: SPI EEPROM co-located with metrology SoC; accessed during meter commissioning and firmware upgrade; withstands 85 °C ambient and 10-year field life.

Use Value: 200-year data retention and 4M write endurance ensure accurate billing data persistence across multiple firmware revisions and regulatory certification cycles.

Medical Diagnostic Device Calibration Archive

Automotive ADAS Sensor Module ID Storage

Use Scenario: Archiving per-unit calibration coefficients for ultrasound transducer arrays and analog front-end gain settings in FDA-cleared diagnostic imaging systems.

IC Role / Device Role / Timing Role: SPI EEPROM connected to medical-grade microcontroller; write-protected via W pin during normal operation; accessed only during service-mode calibration.

Use Value: Hardware-enforced SRWD + W lock prevents accidental overwrites of traceable calibration records required for ISO 13485 audit compliance.

Use Scenario: Storing unique sensor module identifiers, production timestamps, and optical alignment offsets in radar-based blind-spot detection modules mounted behind vehicle bumpers.

IC Role / Device Role / Timing Role: EEPROM integrated into AEC-Q100 Grade 2 qualified module; operates continuously at –40 °C to +85 °C; interfaces via isolated SPI bus.

Use Value: 1.7 V minimum V_CC allows direct connection to 1.8 V domain of radar SoC, eliminating level-shifter BOM cost and board space.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF641A-SSH-T	64 Mbit density (1024× larger), no identification page, 2.7–3.6 V only, no HOLD pin, 85 °C max	Lacks lockable ID page and 1.7 V support; suited for high-density firmware storage, not secure parameter vaulting	Select only if >64 Kbit capacity is required and 1.7 V operation is unnecessary.
BR24G64FJ-WE2	I²C interface (not SPI), 1.7–5.5 V, no identification page, 1 MHz max clock, no HOLD pin	Requires I²C host; incompatible with SPI-based MCU designs; lacks communication pause capability	Choose only for I²C-native systems where SPI is unavailable and HOLD functionality is not needed.

Compared with AT25DF641A-SSH-T and BR24G64FJ-WE2, the M95640-DFDW6TP uniquely combines 1.7 V SPI operation, lockable ID page, HOLD functionality, and hardware write disable - making it the only option for secure, low-voltage, pause-capable configuration storage in constrained industrial nodes.

Availability

M95640-DFDW6TP is available at Aetrix Electronics and suitable for industrial PLCs, smart meters, medical diagnostic devices, and automotive ADAS sensor modules requiring stable component supply, long-lifecycle support, and guaranteed ECOPACK2 packaging compliance.

Supply support for M95640-DFDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.

The M95640 series belongs to ST's serial EEPROM product line, engineered specifically for robust, low-power, secure nonvolatile storage in harsh industrial and metering environments where data integrity and long-term reliability are mission-critical.

FAQ

What is the function of the HOLD pin on M95640-DFDW6TP?

The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. When asserted low (with S low), Q enters high-impedance, and D/C are ignored. This allows the host MCU to service higher-priority interrupts while preserving transaction context - essential in real-time control loops where SPI access must be interruptible without data loss or reinitialization.

How does the identification page differ from the main memory array?

The identification page is a separate 32-byte memory region accessible only via RDID/WRID/LID instructions - not through standard READ/WRITE commands. Once locked via LID, it becomes permanently read-only, protecting calibration keys or device IDs from overwrite. Unlike main array block protection (BP1/BP0), this lock is irreversible and enforced by dedicated hardware, providing stronger assurance for traceability-critical data.

Can the M95640-DFDW6TP operate reliably at 1.7 V with 20 MHz SPI clock?

Yes - the datasheet specifies full 20 MHz operation down to 1.7 V V_CC. This is verified across process corners and temperature extremes (–40 °C to +85 °C). At 1.7 V, t_CH/t_CL (clock high/low time) remains ≥50 ns, satisfying timing margins. No derating is required, enabling direct integration with 1.8 V logic families without voltage translation.

What happens if the W pin is left floating during operation?

The W pin must be actively driven high or low - floating violates Absolute Maximum Ratings and risks undefined behavior. If left floating, the SRWD bit may interpret noise as a logic low, disabling hardware write protection unexpectedly. ST recommends tying W to V_CC (for software-only protection) or GND (to enable hardware lock) via a 10 kΩ resistor; internal pull-ups/downs are not provided.

M95640-DFDW6TP Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 1.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M95640-DFDW6TP FAQ

1.How can I place an order for M95640-DFDW6TP through Aetrix?

Please submit a Request for Quotation (RFQ) for M95640-DFDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95640-DFDW6TP reliable?

The price and inventory of M95640-DFDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95640-DFDW6TP is usually 5 days.

3.What payment methods are accepted for M95640-DFDW6TP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95640-DFDW6TP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95640-DFDW6TP?

M95640-DFDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95640-DFDW6TP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95640-DFDW6TP?

For technical support, including M95640-DFDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95640-DFDW6TP requirements.

6.How does Aetrix verify that M95640-DFDW6TP is sourced from the original manufacturer or authorized distributors?

All M95640-DFDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95640-DFDW6TP meets industry standards.

7.What is the process for return or replacement of M95640-DFDW6TP?

All M95640-DFDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95640-DFDW6TP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95640-DFDW6TP part is unused and in its original packaging.

Return procedure for M95640-DFDW6TP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…