My Inquiry
My Account
STMicroelectronics M95640-DRDW3TP/K
- Part No.:
- M95640-DRDW3TP/K
- Manufacturer:
- STMicroelectronics
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
M95640-DRDW3TP/K.pdf
- Description:
- IC EEPROM 64KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:6,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
M95640-DRDW3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 automotive serial SPI EEPROM with 64 Kbit (8 Kbyte) capacity, 32-byte page size, and extended operation up to 145 °C at 2.5–5.5 V. It features embedded ECC for enhanced data integrity, a lockable 32-byte Identification Page, and supports 20 MHz clock at VCC ≥ 4.5 V. Used in engine control units for calibration storage under high-temperature conditions.
For engineers reviewing the M95640-DRDW3TP/K datasheet, M95640-DRDW3TP/K pinout, M95640-DRDW3TP/K application, or M95640-DRDW3TP/K equivalent, key selection criteria include write endurance at 145 °C (400 k cycles), block-level write protection (1/4, 1/2, or full memory), Schmitt-trigger noise immunity, and TSSOP8 package compatibility with automotive PCB layouts.
Technical Context
This device implements a true EEPROM array organized as 256 × 32-byte pages, with dedicated logic for Error Correction Code (ECC) per 4-byte group to detect and correct single-bit errors during read operations. The Status Register (b7–b0) controls write enable (WEL), write-in-progress (WIP), block protection (BP1/BP0), and SRWD-based hardware/software write lock coordination.
It operates in two SPI modes: CPOL=0/CPHA=0 and CPOL=1/CPHA=1, with input sampling on rising C edge and output valid after falling C edge. Hold (HOLD) enables pause/resume of ongoing transfers without chip deselection, while Write Protect (W) and SRWD jointly govern Status Register programmability under voltage and temperature stress.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8 Kbyte), organized as 256 pages × 32 bytes - enables efficient firmware patching and parameter logging in constrained automotive memory maps. |
| Max Clock Frequency | 20 MHz at VCC ≥ 4.5 V - supports fast boot-time configuration loading in ECUs without requiring external wait states. |
| Write Endurance | 400 k cycles at 145 °C - ensures reliable reprogramming over full vehicle lifetime in under-hood applications. |
| Data Retention | 50 years at 125 °C - guarantees calibration data integrity across 15+ year automotive service life without refresh. |
| Operating Voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V microcontroller I/O domains and withstands automotive load-dump transients. |
| Temperature Range | −40 °C to +145 °C - qualified per AEC-Q100 Grade 0 for direct mounting on powertrain control modules. |
| ESD Protection | 4000 V HBM - provides robustness against handling and assembly electrostatic discharge in production environments. |
Pinout & Package
TSSOP8 (DW) package: 8-lead thin shrink small outline, 3 × 4.4 mm body, 0.65 mm pitch, RoHS-compliant and halogen-free (ECOPACK2®).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S | Chip Select | Active-low enable signal; edge- and level-sensitive for protocol safety - prevents spurious writes during power-up or bus noise. |
| C | Serial Clock | Master-generated synchronous timing signal; rising edge latches input (D), falling edge outputs data (Q) - supports dual SPI modes (CPOL/CPHA). |
| D | Serial Data Input | Input for instructions, addresses, and write data; MSB-first, sampled on rising C edge - enables compact command framing with minimal overhead. |
| Q | Serial Data Output | Output for read data and status bits; MSB-first, valid after falling C edge - high-impedance when S is high or HOLD is active. |
| W | Write Protect | Hardware lock for Status Register; interacts with SRWD bit to freeze BP1/BP0 settings - prevents accidental memory protection changes in field operation. |
| HOLD | Hold Control | Active-low pause signal; suspends ongoing transfer without resetting internal state - allows MCU to service higher-priority interrupts mid-transaction. |
| VSS | Ground Reference | Common return path for all signals and VCC - requires low-inductance connection to minimize ground bounce in noisy automotive environments. |
| VCC | Supply Voltage | Core power input (2.5–5.5 V); supports wide-range operation across battery voltage fluctuations and cold-crank conditions. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded ECC Logic | Corrects single-bit errors per 4-byte group - eliminates need for external error-handling firmware in safety-critical calibration storage. |
| Lockable Identification Page | 32-byte dedicated area with LID instruction - enables permanent storage of unique device IDs or cryptographic keys post-manufacturing. |
| Multi-Level Block Protection | Configurable via BP1/BP0 bits to protect 1/4, 1/2, or full memory - supports hierarchical security models for bootloader, application, and user data partitions. |
| Schmitt Trigger Inputs | On S, C, D, HOLD, W pins - rejects noise spikes up to 30% VCC, ensuring reliable operation in high-EMI engine compartments. |
| Fast Write Cycle | ≤4 ms for byte or page write - reduces firmware update time and minimizes window of vulnerability during reprogramming. |
Applications
| Engine Control Unit (ECU) | Transmission Control Module (TCM) |
|---|---|
|
Use Scenario: Storing adaptive learning parameters and fault codes that must survive 15-year vehicle life and repeated thermal cycling. IC Role / Device Role / Timing Role: Nonvolatile configuration store interfaced directly to MCU SPI peripheral; accessed during boot and runtime diagnostics. Use Value: 50-year data retention at 125 °C and 400 k write cycles at 145 °C ensure zero data loss across full operational envelope without refresh logic. |
Use Scenario: Holding gear-shifting calibration tables updated dynamically during test drives and dealer reflashes. IC Role / Device Role / Timing Role: SPI EEPROM acting as field-programmable parameter bank; written via diagnostic CAN-to-SPI gateway. Use Value: 20 MHz max clock and 4 ms page write enable sub-100 ms reflash times while maintaining AEC-Q100 compliance. |
| Advanced Driver Assistance System (ADAS) Camera | Electric Power Steering (EPS) ECU |
|
Use Scenario: Securing camera lens calibration offsets and image correction coefficients subject to ASIL-B functional safety requirements. IC Role / Device Role / Timing Role: Safety-relevant nonvolatile memory storing immutable calibration data; accessed only during initialization. Use Value: Lockable Identification Page and SRWD/W pin coordination prevent unauthorized modification of critical vision system parameters. |
Use Scenario: Recording motor position offset corrections and torque sensor zero-point drift compensation values over vehicle lifetime. IC Role / Device Role / Timing Role: High-reliability EEPROM integrated into EPS MCU's SPI bus for real-time parameter persistence. Use Value: Embedded ECC detects and corrects bit flips caused by alpha particles or EMI, eliminating silent data corruption in steering control loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DF641A-MAU-T | 64 Mbit density, no built-in ECC, max 105 °C operation, 85 MHz clock | Targeted at consumer/industrial firmware storage, not AEC-Q100 qualified | Select only if higher density and speed outweigh automotive qualification and ECC needs. |
| BR24G64FJ-WE2 | 64 Kbit, I²C interface (not SPI), 105 °C max, no Identification Page or HOLD pin | Designed for space-constrained consumer electronics with I²C buses | Choose only when I²C is mandatory and automotive temperature range is not required. |
Compared with AT25DF641A-MAU-T and BR24G64FJ-WE2, the M95640-DRDW3TP/K uniquely delivers AEC-Q100 Grade 0 qualification, embedded ECC, lockable ID page, and 145 °C operation - making it the sole fit for safety-critical, high-temperature automotive EEPROM use cases.
Availability
M95640-DRDW3TP/K is available at Aetrix Electronics and suitable for engine control units, transmission control modules, ADAS cameras, and electric power steering ECUs requiring stable component supply across extended automotive lifecycles.
Supply support for M95640-DRDW3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management solutions, with over 40 years of microelectronics innovation and manufacturing excellence.
The M95640-DRDW3TP/K belongs to ST's automotive-grade serial EEPROM product line, designed specifically to meet AEC-Q100 Grade 0 reliability requirements for under-hood and safety-critical electronic control units.
FAQ
What is the function of the HOLD pin on the M95640-DRDW3TP/K?
The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. When driven low while Serial Clock (C) is low, it places Q in high-impedance and ignores D and C transitions. This allows the host MCU to service urgent interrupts and resume the exact same transaction afterward - critical for deterministic timing in real-time automotive systems.
How does the Identification Page differ from the main memory array?
The Identification Page is a dedicated 32-byte area accessible only via RDID/WRID instructions. Unlike main memory, it supports the LID (Lock ID) command to permanently disable further writes, making it ideal for storing immutable device IDs or cryptographic keys. Its contents are retained independently and verified separately during AEC-Q100 stress testing.
Can the M95640-DRDW3TP/K be used in both CPOL=0/CPHA=0 and CPOL=1/CPHA=1 SPI modes?
Yes - the device fully supports both SPI modes. Input data is latched on the rising edge of C, and output data is valid after the falling edge in either mode. The only difference is idle clock polarity: C remains low in CPOL=0 mode and high in CPOL=1 mode. This dual-mode compatibility simplifies integration with diverse microcontroller families without hardware redesign.
What happens when the SRWD bit is set to 1 and the W pin is held low?
When SRWD = 1 and W = low, the Status Register becomes permanently locked: WRSR commands are discarded, and BP1/BP0 protection settings cannot be modified. The only recovery method is to drive W high. This hardware-enforced freeze prevents accidental or malicious alteration of memory protection boundaries - a key requirement for ISO 26262 ASIL-B/C systems.
M95640-DRDW3TP/K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 4ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
M95640-DRDW3TP/K FAQ
1.How can I place an order for M95640-DRDW3TP/K through Aetrix?
Please submit a Request for Quotation (RFQ) for M95640-DRDW3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for M95640-DRDW3TP/K reliable?
The price and inventory of M95640-DRDW3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95640-DRDW3TP/K is usually 5 days.
3.What payment methods are accepted for M95640-DRDW3TP/K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95640-DRDW3TP/K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for M95640-DRDW3TP/K?
M95640-DRDW3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your M95640-DRDW3TP/K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for M95640-DRDW3TP/K?
For technical support, including M95640-DRDW3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95640-DRDW3TP/K requirements.
6.How does Aetrix verify that M95640-DRDW3TP/K is sourced from the original manufacturer or authorized distributors?
All M95640-DRDW3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95640-DRDW3TP/K meets industry standards.
7.What is the process for return or replacement of M95640-DRDW3TP/K?
All M95640-DRDW3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95640-DRDW3TP/K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The M95640-DRDW3TP/K part is unused and in its original packaging.
Return procedure for M95640-DRDW3TP/K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
M95640-DRDW3TP/K Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
