Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95640-DRDW8TP/K

Name: M95640-DRDW8TP/K
Brand: STMicroelectronics
SKU: M95640-DRDW8TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95640-DRDW8TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M95640-DRDW8TP/K.pdf

Description:: IC EEPROM 64KBIT SPI 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:23,021

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95640-DRDW8TP/K from STMicroelectronics is a 64-Kbit (8 Kbytes) serial SPI EEPROM with 32-byte page architecture, rated for operation up to 105 °C and supply voltage range 1.7–5.5 V. It features block-wise write protection (1/4, 1/2, or full memory), a dedicated 32-byte lockable Identification Page, and embedded ECC for enhanced data integrity - deployed in automotive body control modules for storing calibration data and fault logs.

For engineers reviewing the M95640-DRDW8TP/K datasheet, M95640-DRDW8TP/K pinout, M95640-DRDW8TP/K application, or M95640-DRDW8TP/K equivalent, key selection criteria include extended temperature endurance (105 °C), high-speed SPI timing (20 MHz at V_CC ≥ 4.5 V), byte/page write cycle times (≤4 ms), and non-volatile status register configuration with SRWD/BP bit control.

Technical Context

The device implements a true EEPROM array organized as 256 × 32-byte pages (8192 × 8 bits), with Schmitt-trigger inputs for noise immunity and dual-mode SPI compatibility (CPOL=0/CPHA=0 and CPOL=1/CPHA=1). Its protocol engine enforces edge- and level-sensitive Chip Select (S) activation and strict byte-aligned command framing for WRITE, WRSR, and WRID instructions.

Write protection is enforced via non-volatile BP0/BP1 bits and SRWD bit interaction with the physical W pin: when SRWD = 1 and W = 0, the Status Register becomes permanently locked until W is pulled high. The Identification Page supports both factory-programmed device ID (first 3 bytes) and user-configurable parameters, with optional permanent read-only lock via LID instruction.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	64 Kbit (8 Kbytes), organized as 256 pages × 32 bytes - enables efficient firmware parameter storage with minimal bus overhead.
Operating temperature	−40 °C to +105 °C - qualified to AEC-Q100 Grade 2, suitable for under-hood automotive ECUs.
SPI clock frequency	20 MHz (V_CC ≥ 4.5 V), 10 MHz (V_CC ≥ 2.5 V), 5 MHz (V_CC ≥ 1.7 V) - supports high-throughput logging without CPU polling bottlenecks.
Write endurance	4 million cycles at 25 °C; 900 k cycles at 105 °C - ensures reliable recalibration storage over full vehicle lifetime.
Data retention	>50 years at 105 °C - guarantees long-term integrity of safety-critical configuration data in hot environments.
Write protection	Configurable via BP0/BP1 bits: none, upper quarter (1800h–1FFFh), upper half (1000h–1FFFh), or full memory + ID page - prevents accidental overwrites during field updates.
ESD rating	4000 V HBM - robust against handling and board-level transients in industrial assembly lines.

Pinout & Package

Package: TSSOP8 (DW), 169 mil width, RoHS-compliant and halogen-free (ECOPACK2®).

Pin/Terminal	Circuit Role	Design Meaning
S	Chip Select	Active-low enable signal; edge- and level-sensitive - prevents spurious commands during power-up or noise events.
C	Serial Clock	Input synchronizing all SPI transfers; supports CPOL/CPHA modes 00 and 11 - compatible with most microcontroller SPI peripherals.
D	Serial Data Input	Latches instruction, address, and write data on rising edge of C - MSB-first, byte-aligned framing required.
Q	Serial Data Output	Drives read data on falling edge of C; high-impedance when S is high or HOLD is active - enables multi-drop SPI bus sharing.
W	Write Protect	Hardware-controlled lock for Status Register writes when SRWD = 1 - provides tamper-resistant configuration lockdown.
HOLD	Communication Pause	Halts ongoing SPI transfer without deselecting device or resetting internal state - preserves timing context during interrupt servicing.
V_CC	Supply Voltage	1.7–5.5 V operation - interoperable with 1.8 V, 3.3 V, and 5 V logic domains without level shifters.
V_SS	Ground Reference	Common return for all signals and internal voltage regulator - requires low-impedance PCB grounding for noise immunity.

Key Features

Feature	Design Value
Embedded ECC logic	Corrects single-bit errors and detects double-bit errors in memory array - eliminates need for external error-handling firmware layers.
Identification Page (32 B)	Dedicated area with factory-programmed ST device ID + user-writable space, lockable via LID instruction - enables secure device authentication and parameter binding.
Short write cycle time	≤4 ms for both byte and page writes - reduces system latency during real-time calibration updates.
Extended voltage range	1.7–5.5 V operation with guaranteed timing across full range - simplifies power architecture in mixed-voltage systems.
Schmitt trigger inputs	On S, C, D, HOLD, and W pins - rejects noise spikes up to 30% V_CC, eliminating external RC filtering in noisy automotive environments.

Applications

Automotive Body Control Unit

Industrial PLC Configuration Storage

Use Scenario: Storing seat position presets, mirror angles, and lighting profiles across vehicle ignition cycles.

IC Role / Device Role / Timing Role: Non-volatile parameter repository accessed via SPI during boot and runtime; withstands repeated write cycles during user adjustment.

Use Value: Enables personalized settings persistence with >50-year data retention at 105 °C ambient - critical for cabin electronics mounted near HVAC ducts.

Use Scenario: Retaining I/O mapping, PID tuning constants, and alarm thresholds after power loss in programmable logic controllers.

IC Role / Device Role / Timing Role: Configuration EEPROM interfaced to ARM Cortex-M host MCU; supports fast page writes during commissioning.

Use Value: 20 MHz SPI interface and 4 ms page write reduce setup time by >60% vs. legacy 5 MHz EEPROMs - accelerating field deployment.

Medical Infusion Pump Calibration

Smart Energy Meter Firmware Parameters

Use Scenario: Holding flow-rate calibration coefficients, sensor offset values, and usage history logs subject to regulatory audit.

IC Role / Device Role / Timing Role: Safety-critical data store with ECC and write-lock capability; accessed only during maintenance mode or self-test.

Use Value: AEC-Q100 Grade 2 qualification and 4 million write cycles ensure compliance with IEC 62304 Class C software requirements.

Use Scenario: Storing tariff schedules, metering constants, and cryptographic keys in utility-grade electricity meters operating in outdoor enclosures.

IC Role / Device Role / Timing Role: Tamper-resistant configuration vault; Identification Page stores manufacturer keys locked via LID instruction.

Use Value: SRWD + W pin hardware lock prevents unauthorized modification of billing parameters - meets ANSI C12.10 and IEC 62055-41 security mandates.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-SSH-T	4 Mbit density, no Identification Page, no SRWD/W pin interaction, max 85 °C operation	Lacks AEC-Q100 qualification and 105 °C support - unsuitable for automotive under-hood use	Select only for cost-sensitive consumer applications where extended temperature and ID page are unnecessary.
BR24G64FJ-3GE2	I²C interface (not SPI), 64 Kbit, 105 °C, no ECC, no Identification Page, 1 million write cycles at 105 °C	Requires I²C host peripheral and lacks SPI timing performance (max 1 MHz) - limits logging bandwidth	Choose only when board layout constraints favor 2-wire interface and ECC/data integrity are secondary to pin count reduction.

Compared with AT25DF041A-SSH-T and BR24G64FJ-3GE2, the M95640-DRDW8TP/K uniquely combines AEC-Q100 Grade 2 qualification, 105 °C endurance, embedded ECC, and a lockable Identification Page - making it the sole option for safety-critical automotive and industrial firmware parameter storage requiring both reliability and traceability.

Availability

M95640-DRDW8TP/K is available at Aetrix Electronics and suitable for automotive body control units, industrial PLCs, medical infusion pumps, and smart energy meters requiring stable component supply across extended temperature and voltage ranges.

Supply support for M95640-DRDW8TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.

The M95640-DRDW8TP/K belongs to ST's automotive-qualified serial EEPROM product line, engineered specifically for mission-critical data storage in harsh environments where reliability, longevity, and security are non-negotiable.

FAQ

What is the function of the HOLD pin on the M95640-DRDW8TP/K?

The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. When driven low while Serial Clock (C) is low, it places Q in high-impedance and ignores D and C transitions. Communication resumes when HOLD returns high and C is low. This enables deterministic interruption handling in real-time systems without command retransmission.

How does write protection work on the M95640-DRDW8TP/K?

Write protection operates at two levels: memory block protection via BP0/BP1 bits (configurable for none, upper quarter, upper half, or full memory + ID page), and Status Register protection via SRWD bit interacting with the W pin. When SRWD = 1 and W = 0, the Status Register becomes permanently locked until W is pulled high - preventing unauthorized changes to protection settings.

Is the Identification Page truly lockable, and what happens after locking?

Yes - the 32-byte Identification Page can be permanently locked using the LID (Lock ID) instruction. After successful execution, subsequent RDID and WRID commands are disabled, and the page becomes read-only. Factory-programmed device ID bytes (0–2) and user data (3–31) remain accessible but immutable, ensuring traceability and parameter integrity across product lifecycles.

What SPI modes does the M95640-DRDW8TP/K support, and how is timing synchronized?

The device supports SPI modes CPOL=0/CPHA=0 and CPOL=1/CPHA=1. Data is latched on the rising edge of Serial Clock (C) and output on the falling edge, with MSB-first transmission. The chip select (S) must go low before the first clock edge and remain low throughout the entire byte-aligned command sequence - including instruction, address, and data - to ensure correct decoding.

M95640-DRDW8TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: SPI

Clock Frequency:: 16 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M95640-DRDW8TP/K FAQ

1.How can I place an order for M95640-DRDW8TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95640-DRDW8TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95640-DRDW8TP/K reliable?

The price and inventory of M95640-DRDW8TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95640-DRDW8TP/K is usually 5 days.

3.What payment methods are accepted for M95640-DRDW8TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95640-DRDW8TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95640-DRDW8TP/K?

M95640-DRDW8TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95640-DRDW8TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95640-DRDW8TP/K?

For technical support, including M95640-DRDW8TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95640-DRDW8TP/K requirements.

6.How does Aetrix verify that M95640-DRDW8TP/K is sourced from the original manufacturer or authorized distributors?

All M95640-DRDW8TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95640-DRDW8TP/K meets industry standards.

7.What is the process for return or replacement of M95640-DRDW8TP/K?

All M95640-DRDW8TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95640-DRDW8TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95640-DRDW8TP/K part is unused and in its original packaging.

Return procedure for M95640-DRDW8TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…