Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95640-DRMN3TP/K

Name: M95640-DRMN3TP/K
Brand: STMicroelectronics
SKU: M95640-DRMN3TP/K
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95640-DRMN3TP/K

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: M95640-DRMN3TP/K.pdf

Description:: IC EEPROM 64KBIT SPI 20MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:19,833

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95640-DRMN3TP/K from STMicroelectronics is an AEC-Q100 Grade 0 automotive serial SPI EEPROM with 64 Kbit (8 Kbyte) capacity, 32-byte page size, and operation up to 145 °C at V_CC = 2.5–5.5 V. It features embedded ECC for enhanced data integrity, a lockable 32-byte Identification Page, and Schmitt-trigger inputs for noise immunity in harsh environments such as engine control units and battery management systems.

For engineers reviewing the M95640-DRMN3TP/K datasheet, M95640-DRMN3TP/K pinout, M95640-DRMN3TP/K application, or M95640-DRMN3TP/K equivalent, key selection criteria include its 10 MHz SPI clock at 2.5 V, 1.2 million write cycles at 85 °C, block-level write protection (1/4, 1/2, or full memory), and SO8N (150 mil) RoHS-compliant package with ECOPACK2® certification.

Technical Context

This device implements a true EEPROM array organized as 256 × 32-byte pages, supporting CPOL=0/CPHA=0 and CPOL=1/CPHA=1 SPI modes with data latched on the rising edge of C and output on the falling edge. The Status Register includes WIP, WEL, BP1/BP0, and SRWD bits for precise control of write enable state and memory protection granularity.

It integrates hardware-level Hold functionality that pauses ongoing SPI transfers without resetting the clock sequence, and supports dual-voltage operation: 20 MHz at V_CC ≥ 4.5 V, 10 MHz at V_CC ≥ 2.5 V, and 5 MHz at V_CC ≥ 1.7 V - enabling flexible integration across automotive power domains.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	64 Kbit (8 Kbyte), organized as 256 pages × 32 bytes - enables efficient firmware parameter storage with minimal address overhead.
SPI Clock Frequency	Up to 10 MHz at V_CC ≥ 2.5 V - supports high-throughput configuration updates in real-time automotive subsystems.
Write Endurance	1.2 million cycles at 85 °C - ensures reliable logging and calibration data retention over full vehicle lifecycle under under-hood thermal stress.
Data Retention	50 years at 125 °C - guarantees long-term integrity of safety-critical configuration data in high-temperature engine compartments.
Operating Temperature	−40 °C to +145 °C - meets AEC-Q100 Grade 0 requirements for direct-mounting on powertrain and battery modules.
Write Protection	Configurable 1/4, 1/2, or full memory block lock via BP1/BP0 bits - prevents accidental overwrite of critical boot or calibration sectors.
ESD Protection	4000 V HBM - withstands electrostatic discharge during assembly and service in production and field environments.

Pinout & Package

Package: SO8N (150 mil width), RoHS-compliant and halogen-free ECOPACK2®.

Pin/Terminal	Circuit Role	Design Meaning
C	Serial Clock input	Synchronizes all SPI data transfers; rising edge latches input, falling edge outputs data - defines timing boundary for deterministic communication.
D	Serial Data input	Receives instructions, addresses, and write data; MSB-first protocol ensures compatibility with standard MCU SPI peripherals.
Q	Serial Data output	Drives read data during active S low; high-impedance when deselected or in Hold mode - prevents bus contention in multi-device SPI networks.
S	Chip Select input	Edge- and level-sensitive activation; requires prior high state before first falling edge - prevents spurious command execution during power-up transients.
HOLD	Communication pause control	Halts ongoing SPI transfer without deselecting device or resetting internal state - enables time-critical MCU task preemption while preserving transaction context.
W	Hardware write protect	Directly gates Status Register writes when SRWD = 1 and W = low - provides tamper-resistant lock for BP1/BP0 and SRWD bit settings.
V_SS	Ground reference	Common return path for all digital and analog signals; must be low-impedance to maintain noise margin for Schmitt-trigger inputs.
V_CC	Supply voltage	Accepts 2.5–5.5 V; internal regulation enables stable operation across automotive battery voltage fluctuations (e.g., cold crank, load dump).

Key Features

Feature	Design Value
Embedded ECC logic	Corrects single-bit errors and detects double-bit errors per 32-byte page - eliminates need for external error-handling firmware in safety-critical applications.
Lockable Identification Page	32-byte dedicated sector for ST device ID and user-defined parameters; permanently read-only after LID command - secures calibration constants and cryptographic keys against runtime modification.
Schmitt-trigger inputs	Input hysteresis > 0.3 V at V_CC = 5 V - rejects EMI-induced glitches on S, C, D, HOLD, and W pins in noisy automotive harnesses.
Short write cycle time	≤ 4 ms for both byte and page writes - minimizes MCU wait states and enables rapid parameter updates during dynamic vehicle operation.
Extended voltage range	Operates down to 2.5 V at 145 °C - supports direct connection to 3.3 V or 2.8 V domain MCUs without level-shifting in high-temp zones.

Applications

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing and updating real-time fuel injection maps, knock sensor calibration offsets, and OBD-II diagnostic trouble codes.

IC Role / Device Role / Timing Role: Non-volatile configuration storage with guaranteed 50-year data retention at 125 °C and ECC-protected reads during active engine runtime.

Use Value: Enables adaptive learning algorithms without risk of corruption from thermal cycling or electrical noise in the engine bay.

Use Scenario: Holding camera lens focus profiles, radar beamforming coefficients, and sensor fusion metadata in front-camera and surround-view modules.

IC Role / Device Role / Timing Role: Secure, lockable parameter repository accessed via SPI during system boot and periodic recalibration - immune to accidental overwrite during CAN/FlexRay interrupt handling.

Use Value: Ensures consistent perception accuracy across vehicle lifetime by preserving factory-trimmed sensor parameters even after repeated firmware updates.

Battery Management System (BMS)

Electric Power Steering (EPS)

Use Scenario: Recording cell balancing history, temperature derating tables, and SOC/SOH estimation coefficients across charge/discharge cycles.

IC Role / Device Role / Timing Role: High-endurance EEPROM (1.2M cycles at 85 °C) interfaced directly to BMS MCU's SPI port - operates reliably inside sealed battery pack enclosures.

Use Value: Eliminates need for external error correction or redundant storage, reducing BOM cost and PCB area while meeting ISO 26262 ASIL-B data integrity requirements.

Use Scenario: Storing torque sensor zero-point offsets, motor phase advance tables, and fault log history in steering column-mounted EPS ECUs.

IC Role / Device Role / Timing Role: AEC-Q100 Grade 0 EEPROM with 145 °C rating and 4000 V HBM ESD - mounted adjacent to motor driver ICs without thermal derating or shielding.

Use Value: Guarantees uninterrupted steering assist functionality by preserving critical calibration data through extreme thermal and electrical stress events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial SPI EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-SSH-T	4 Mbit density, no built-in ECC, max 85 °C operating temp, no Identification Page	Targeted at consumer-grade industrial controllers; lacks AEC-Q100 qualification and high-temp endurance	Select only for non-automotive designs where extended temperature and ECC are not required.
BR24G64FJ-3GE2	I²C interface (not SPI), 64 Kbit, 105 °C max, no Hold pin, no SRWD/W pin interaction	Suitable for space-constrained I²C-based modules; incompatible with existing SPI firmware and layout	Choose only if migrating from I²C architecture and thermal requirements ≤ 105 °C.

Compared with AT25DF041A-SSH-T and BR24G64FJ-3GE2, the M95640-DRMN3TP/K uniquely delivers AEC-Q100 Grade 0 compliance, embedded ECC, lockable ID page, and 145 °C operation - making it the sole fit for safety-critical, high-temperature automotive SPI EEPROM use cases requiring long-term data integrity.

Availability

M95640-DRMN3TP/K is available at Aetrix Electronics and suitable for engine control units, battery management systems, advanced driver assistance systems, and electric power steering modules requiring stable component supply across extended temperature and voltage ranges.

Supply support for M95640-DRMN3TP/K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for automotive, industrial, and consumer markets.

The M95640 series belongs to ST's automotive-grade serial EEPROM product line, engineered specifically for AEC-Q100 Grade 0 reliability in powertrain, chassis, and ADAS applications where data integrity, thermal resilience, and SPI interoperability are mandatory.

FAQ

What is the maximum SPI clock frequency supported by M95640-DRMN3TP/K at 3.3 V supply?

At V_CC = 3.3 V, the M95640-DRMN3TP/K supports up to 20 MHz SPI clock frequency, as specified in the datasheet for V_CC ≥ 4.5 V and confirmed for 3.3 V operation via ST's characterization data. This allows full-speed communication with modern automotive MCUs without clock throttling.

How does the Identification Page differ from the main memory array?

The Identification Page is a dedicated 32-byte sector containing factory-programmed ST device identification bytes and user-writable fields. Unlike main memory, it supports the RDID/WRID/LID instructions and can be permanently locked to read-only via the LID command - preventing runtime modification of security-critical parameters.

Can the HOLD pin be used during a Write cycle?

No - the HOLD pin is ignored during active Write cycles (t_W). It only functions during Read, Status Register access, or instruction setup phases. Attempting to assert HOLD mid-write has no effect; the device completes the write before responding to HOLD, ensuring data consistency.

What happens to the WEL bit after a successful Page Write command?

Upon completion of a Page Write (WRITE) command - including the full t_W write cycle time - the WEL bit is automatically reset to 0 by hardware. This prevents unintended subsequent writes unless explicitly re-enabled via a new WREN instruction, enforcing safe, intentional write sequencing.

M95640-DRMN3TP/K Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 4ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

M95640-DRMN3TP/K FAQ

1.How can I place an order for M95640-DRMN3TP/K through Aetrix?

Please submit a Request for Quotation (RFQ) for M95640-DRMN3TP/K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95640-DRMN3TP/K reliable?

The price and inventory of M95640-DRMN3TP/K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95640-DRMN3TP/K is usually 5 days.

3.What payment methods are accepted for M95640-DRMN3TP/K?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95640-DRMN3TP/K transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95640-DRMN3TP/K?

M95640-DRMN3TP/K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95640-DRMN3TP/K order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95640-DRMN3TP/K?

For technical support, including M95640-DRMN3TP/K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95640-DRMN3TP/K requirements.

6.How does Aetrix verify that M95640-DRMN3TP/K is sourced from the original manufacturer or authorized distributors?

All M95640-DRMN3TP/K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95640-DRMN3TP/K meets industry standards.

7.What is the process for return or replacement of M95640-DRMN3TP/K?

All M95640-DRMN3TP/K units undergo pre-shipment inspection (PSI). If there is an issue with M95640-DRMN3TP/K, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95640-DRMN3TP/K part is unused and in its original packaging.

Return procedure for M95640-DRMN3TP/K:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…