Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

STMicroelectronics M95640-RDW6TP

Name: M95640-RDW6TP
Brand: STMicroelectronics
SKU: M95640-RDW6TP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: M95640-RDW6TP

Manufacturer:: STMicroelectronics

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: M95640-RDW6TP.pdf

Description:: IC EEPROM 64KBIT SPI 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,593

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

M95640-RDW6TP from STMicroelectronics is a 64-Kbit serial SPI bus EEPROM organized as 8192 × 8 bits, operating from 1.8 V to 5.5 V supply with -40 °C to +85 °C temperature range. It features 32-byte page write, 20 MHz clock support, and an additional 32-byte lockable identification page for secure parameter storage - used in industrial control modules requiring nonvolatile configuration retention.

For engineers reviewing the M95640-RDW6TP datasheet, M95640-RDW6TP pinout, M95640-RDW6TP application, or M95640-RDW6TP equivalent, key selection factors include its 1.8 V minimum V_CC, hardware/software write protection architecture, 3.4 ms typical page write time, and ECOPACK2-compliant TSSOP8 package with verified HOLD and W pin functionality.

Technical Context

This device implements a standard SPI interface compliant with CPOL=0/CPHA=0 and CPOL=1/CPHA=1 modes, latching input data on rising C edge and outputting on falling C edge. Its internal architecture includes a status register with WIP, WEL, BP1/BP0, and SRWD bits, enabling configurable quarter-block software protection and hardware-locked status register writes when W is low and SRWD is set.

Memory access uses MSB-first 16-bit addressing (A12–A0), with dedicated RDID/WRID instructions for the identification page. The HOLD pin suspends communication without resetting internal state, while the built-in POR circuit prevents spurious writes during power-up, ensuring reliable initialization before first S falling edge.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	64 Kbit (8 Kbytes), organized as 8192 × 8 bits - supports full firmware parameter storage in compact embedded nodes.
Supply voltage	1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic and legacy 3.3 V/5 V microcontrollers without level shifters.
Page size	32 bytes - matches typical MCU cache line or packet payload sizes for efficient bulk writes without fragmentation.
Write cycle time	Typically 3.4 ms per byte/page - allows sub-4 ms configuration updates in real-time diagnostics systems.
Clock frequency	Up to 20 MHz - supports high-throughput logging at >2 MB/s effective serial throughput (with overhead).
Data retention	200 years at 25 °C - ensures long-term calibration data integrity across product lifecycle without refresh.
Endurance	4 million write cycles - sustains daily reconfiguration over 10+ years in field-deployed IoT gateways.
ESD rating	HBM 4000 V - provides robustness against handling and board-level ESD events in manufacturing environments.

Pinout & Package

Package: TSSOP8 (169 mil width), ECOPACK2-compliant, surface-mount, lead-free, RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
S	Chip select	Active-low enable; falling edge required after power-up before any instruction; deselects device and places Q in high-Z.
C	Serial clock	Input timing reference; rising edge latches D, falling edge outputs Q; supports 20 MHz max frequency.
D	Serial data input	MSB-first input for instructions, addresses, and write data; sampled on rising C edge.
Q	Serial data output	MSB-first output for read data and status register; driven on falling C edge; high-Z when S high or HOLD active.
HOLD	Communication hold	Active-low pause signal; requires S low to activate; suspends ongoing transfer without resetting internal state.
W	Hardware write protect	Controls SRWD bit effect: when W low and SRWD=1, status register becomes permanently read-only.
V_CC	Supply voltage	1.8–5.5 V power input; requires local 10–100 nF decoupling capacitor near pins for stable operation.
V_SS	Ground	Reference for all signals and V_CC; must be low-impedance connection to system ground plane.

Key Features

Feature	Design Value
Lockable identification page	32-byte dedicated memory area that can be permanently locked to read-only mode via LID instruction - secures device-specific calibration or cryptographic keys.
Software block protection	BP1/BP0 bits configure upper quarter/half or full array as write-protected - enables selective firmware update zones without external hardware.
Schmitt trigger inputs	All digital inputs (S, C, D, HOLD, W) include noise filtering - eliminates false triggering in electrically noisy industrial environments.
Enhanced ESD/latch-up immunity	HBM 4000 V rating and latch-up immunity per AEC-Q100 Class 2 - suitable for automotive body electronics and factory automation interfaces.
Power-on reset (POR)	Internal POR circuit holds device inactive until V_CC exceeds threshold - prevents corruption during brown-out or slow-ramp power-up sequences.

Applications

Industrial PLC Configuration Storage

Automotive Body Control Module (BCM)

Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and runtime fault logs in programmable logic controllers.

IC Role / Device Role / Timing Role: Nonvolatile configuration register holding persistent settings between power cycles and firmware updates.

Use Value: Enables field-reprogrammable calibration without requiring external backup batteries or supercapacitors.

Use Scenario: Retaining door lock actuator profiles, mirror position presets, and lighting dimming curves across vehicle ignition cycles.

IC Role / Device Role / Timing Role: Secure parameter vault accessed only during BCM boot or service mode via authenticated SPI commands.

Use Value: Supports OEM personalization features with tamper-resistant storage of user preferences and safety-critical thresholds.

Medical Diagnostic Equipment Calibration

Smart Energy Meter Firmware Patching

Use Scenario: Holding factory-calibrated ADC gain/offset coefficients and sensor linearization tables in portable ultrasound units.

IC Role / Device Role / Timing Role: Read-once-at-boot configuration store with lockable ID page for regulatory traceability data.

Use Value: Meets IEC 62304 Class C software requirements by isolating immutable calibration data from field-updatable application code.

Use Scenario: Storing delta patches and version metadata during over-the-air firmware updates in utility-grade electricity meters.

IC Role / Device Role / Timing Role: Atomic-write-capable nonvolatile scratchpad for safe dual-bank update staging.

Use Value: Guarantees update rollback integrity using 32-byte page writes and WIP bit polling - no partial writes on power loss.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF641A-MAU-T	64 Mbit density, quad SPI interface, 3.0–3.6 V only, no HOLD pin, 100-year retention	Larger capacity but narrower voltage range; lacks HOLD and identification page locking	Select when higher density and quad-speed reads are needed, and 1.8 V operation is not required.
BR24G64FJ-WE2	I²C interface, 1.7–5.5 V, 1 MHz max clock, no identification page, 1 million endurance cycles	Slower interface, no HOLD or software block protection; simpler protocol but lower robustness	Choose for cost-sensitive consumer designs where SPI is unavailable and write endurance <4M is acceptable.

Compared with AT25DF641A-MAU-T and BR24G64FJ-WE2, M95640-RDW6TP uniquely balances 1.8 V compatibility, HOLD functionality, lockable ID page, and 4M-cycle endurance - making it optimal for industrial and automotive systems requiring both low-voltage operation and secure, interruptible configuration updates.

Availability

M95640-RDW6TP is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical diagnostic equipment, and smart energy meters requiring stable component supply with guaranteed long-term availability.

Supply support for M95640-RDW6TP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and memory solutions for industrial, automotive, and consumer markets.

M95640-RDW6TP belongs to ST's serial EEPROM product line, engineered specifically for robust, low-voltage, SPI-based configuration storage in harsh environments - emphasizing reliability, security, and seamless integration with resource-constrained MCUs.

FAQ

What is the function of the HOLD pin on M95640-RDW6TP?

The HOLD pin pauses ongoing SPI communication without deselecting the device or resetting internal state. When driven low while chip select (S) is active, it places Q in high-impedance and ignores D and C transitions. This allows the host MCU to temporarily suspend EEPROM access - for example, during interrupt servicing - then resume exactly where it left off upon releasing HOLD.

How does the identification page differ from main memory?

The identification page is a dedicated 32-byte memory region accessible only via RDID/WRID instructions. Unlike main memory, it supports permanent locking via the LID instruction - once locked, it becomes read-only and cannot be rewritten, even with WEL set. This makes it ideal for storing immutable device-specific data like calibration constants or cryptographic keys.

Can M95640-RDW6TP operate reliably at 1.8 V with 20 MHz clock?

Yes - the "R" suffix denotes 1.8 V to 5.5 V operation, and the datasheet specifies 20 MHz maximum clock frequency across the full 1.8–5.5 V range. At 1.8 V, AC timing parameters (e.g., t_CH, t_CL) remain within spec, and internal charge pump ensures sufficient programming voltage for EEPROM cells without external boost circuitry.

What happens if W is pulled low while SRWD = 0?

No protection is activated - the W pin has no effect unless SRWD = 1. When SRWD = 0, W is ignored and software write protection (via BP1/BP0) remains fully functional. Only when SRWD = 1 does W become active: pulling W low then disables all status register writes (WRSR), freezing BP1/BP0 and SRWD values permanently until next power cycle.

M95640-RDW6TP Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

M95640-RDW6TP FAQ

1.How can I place an order for M95640-RDW6TP through Aetrix?

Please submit a Request for Quotation (RFQ) for M95640-RDW6TP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for M95640-RDW6TP reliable?

The price and inventory of M95640-RDW6TP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for M95640-RDW6TP is usually 5 days.

3.What payment methods are accepted for M95640-RDW6TP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for M95640-RDW6TP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for M95640-RDW6TP?

M95640-RDW6TP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your M95640-RDW6TP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for M95640-RDW6TP?

For technical support, including M95640-RDW6TP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your M95640-RDW6TP requirements.

6.How does Aetrix verify that M95640-RDW6TP is sourced from the original manufacturer or authorized distributors?

All M95640-RDW6TP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that M95640-RDW6TP meets industry standards.

7.What is the process for return or replacement of M95640-RDW6TP?

All M95640-RDW6TP units undergo pre-shipment inspection (PSI). If there is an issue with M95640-RDW6TP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The M95640-RDW6TP part is unused and in its original packaging.

Return procedure for M95640-RDW6TP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…